Microelectronics: Circuit Analysis and Design
Microelectronics: Circuit Analysis and Design
4th Edition
ISBN: 9780073380643
Author: Donald A. Neamen
Publisher: McGraw-Hill Companies, The
bartleby

Concept explainers

bartleby

Videos

Question
Book Icon
Chapter 16, Problem 16.8P

(a)

To determine

The value of the voltage vOH and vOL for the given voltage VB .

(a)

Expert Solution
Check Mark

Answer to Problem 16.8P

The maximum value of the voltage VOH is 4V and the value of the minimum low output voltage VOL is 0.364V .

Explanation of Solution

Calculation:

The given diagram is shown in Figure 1.

  Microelectronics: Circuit Analysis and Design, Chapter 16, Problem 16.8P

The expression for the voltage VOH is given by,

  VOH=5VVTN

Substitute 1V for VTN in the above equation.

  VOH=5V1V=4V

The expression for the enhancement mode NMOS inverter equation is given by,

  MD(2(v IHV TN)VOL( V OL )2)=ML(VBV OLV TN)2

Substitute 1mA/V2 for MD , 0.4mA/V2 for ML , 1V for VTN , 5V for vIH and 4V for VB in the above equation.

  (1mA/ V 2)(2( 5V1V)V OL ( V OL )2)=0.4mA/V2(4V V OL1V)2VOL=0.364V

Conclusion:

Therefore, the maximum value of the voltage VOH is 4V and the value of the minimum low output voltage VOL is 0.364V .

(b)

To determine

The value of the voltage vOH and vOL for the given voltage VB .

(b)

Expert Solution
Check Mark

Answer to Problem 16.8P

The maximum value of the voltage VOH is 4V and the value of the minimum low output voltage VOL is 0.62V .

Explanation of Solution

Calculation:

The expression for the voltage VOH is given by,

  VOH=5VVTN

Substitute 1V for VTN in the above equation.

  VOH=5V1V=4V

Consider the input voltage vIH for the logic 1 is 5V which is equal to VDD .

The expression for the enhancement mode NMOS inverter equation is given by,

  MD(2(v IHV TN)VOL( V OL )2)=ML(VBV OLV TN)2

Substitute 1mA/V2 for MD , 0.4mA/V2 for ML , 1V for VTN , 5V for vIH and 5V for VB in the above equation.

  (1mA/ V 2)(2( 5V1V)V OL ( V OL )2)=0.4mA/V2(5V V OL1V)2VOL=0.62V

Conclusion:

Therefore, the maximum value of the voltage VOH is 4V and the value of the minimum low output voltage VOL is 0.62V .

(c)

To determine

The value of the voltage vOH and vOL for the given voltage VB .

(c)

Expert Solution
Check Mark

Answer to Problem 16.8P

The maximum value of the voltage VOH is 4V and the value of the minimum low output voltage VOL is 0.935V .

Explanation of Solution

Calculation:

The expression for the voltage VOH is given by,

  VOH=5VVTN

Substitute 1V for VTN in the above equation.

  VOH=5V1V=4V

Consider the input voltage vIH for the logic 1 is 5V which is equal to VDD .

The expression for the enhancement mode NMOS inverter equation is given by,

  MD(2(v IHV TN)VOL( V OL )2)=ML(VBV OLV TN)2

Substitute 1mA/V2 for MD , 0.4mA/V2 for ML , 1V for VTN , 5V for vIH and 6V for VB in the above equation.

  (1mA/ V 2)(2( 5V1V)V OL ( V OL )2)=0.4mA/V2(6V V OL1V)2VOL=0.935V

Conclusion:

Therefore, the maximum value of the voltage VOH is 4V and the value of the minimum low output voltage VOL is 0.935V .

(d)

To determine

The value of the voltage vOH and vOL for the given voltage VB .

(d)

Expert Solution
Check Mark

Answer to Problem 16.8P

The maximum value of the voltage VOH is 4V and the value of the minimum low output voltage VOL is 1.3138V .

Explanation of Solution

Calculation:

The expression for the voltage VOH is given by,

  VOH=5VVTN

Substitute 1V for VTN in the above equation.

  VOH=5V1V=4V

Consider the input voltage vIH for the logic 1 is 5V which is equal to VDD .

The expression for the enhancement mode NMOS inverter equation is given by,

  MD(2(v IHV TN)VOL( V OL )2)=ML(VBV OLV TN)2

Substitute 1mA/V2 for MD , 0.4mA/V2 for ML , 1V for VTN , 5V for vIH and 7V for VB in the above equation.

  (1mA/ V 2)(2( 5V1V)V OL ( V OL )2)=0.4mA/V2(7V V OL1V)2VOL=1.3138V

Conclusion:

Therefore, the maximum value of the voltage VOH is 4V and the value of the minimum low output voltage VOL is 1.3138V .

Want to see more full solutions like this?

Subscribe now to access step-by-step solutions to millions of textbook problems written by subject matter experts!
Students have asked these similar questions
Problem Three A particular digital inverter is operated with a supply voltage of 1.2V. The small signal voltage gain is desired to be 50 V/V. Unlike an ideal inverter Vm is desired to be 0.4 of the supply voltage. Assume the following parameter values: VOL = 0V and VoH = VDD a) Determine the corresponding values for VL and VH. b) Determine the noise margins of the inverter. c) Calculate the large signal gain defined as: Ay = (VoH– VoL) / (VH- VIL). %3D
A full bridge inverter with RLC load having the following values: R=7.5 Ohms, L-12.5 mH, C-22 uF. The switching frequency is 500 Hz and the DC input voltage is 180V. The average current supply (consider up to the fifth harmonics in calculation) would be equal to: Select one: a. None of these b. 3.84A C. 1.64A d. 5.74A
Using the sine PWM method with the full bridge inverter below, it is desired to generate a voltage of 50 Hz on the serial RL load. A voltage of 120 V DC is applied to the input of the inverter circuit. Amplitude modulation rate ma -0.9 and frequency modulation rate mf -19. The resistance of the series RL load is 15 OHM and the coil inductance is 40 mH. a) What is the power drawn by the load resistor?b) What is the total harmonic distortion value (THD) of the load current?

Chapter 16 Solutions

Microelectronics: Circuit Analysis and Design

Ch. 16 - Consider the NMOS logic circuit in Figure 16.18....Ch. 16 - Repeat Exercise TYU 16.5 for the NMOS logic...Ch. 16 - The CMOS inverter in Figure 16.21 is biased at...Ch. 16 - swA CMOS inverter is biased at VDD=3V . The...Ch. 16 - A CMOS inverter is biased at VDD=1.8V . The...Ch. 16 - Prob. 16.7TYUCh. 16 - Repeat Exercise Ex 16.9 for a CMOS inverter biased...Ch. 16 - Determine the transistor sizes of a 3input CMOS...Ch. 16 - Design the widthtolength ratios of the transistors...Ch. 16 - Design a static CMOS logic circuit that implements...Ch. 16 - Prob. 16.10TYUCh. 16 - Prob. 16.11TYUCh. 16 - Sketch a clocked CMOS logic circuit that realizes...Ch. 16 - Prob. 16.12EPCh. 16 - Prob. 16.13TYUCh. 16 - Consider the CMOS transmission gate in Figure...Ch. 16 - Prob. 16.15TYUCh. 16 - Prob. 16.14EPCh. 16 - Prob. 16.16TYUCh. 16 - Prob. 16.17TYUCh. 16 - Sketch the quasistatic voltage transfer...Ch. 16 - Sketch an NMOS threeinput NOR logic gate. Describe...Ch. 16 - Discuss how more sophisticated (compared to the...Ch. 16 - Sketch the quasistatic voltage transfer...Ch. 16 - Discuss the parameters that affect the switching...Ch. 16 - Prob. 6RQCh. 16 - Sketch a CMOS threeinput NAND logic gate. Describe...Ch. 16 - sDiscuss how more sophisticated (compared to the...Ch. 16 - Prob. 9RQCh. 16 - Sketch an NMOS transmission gate and describe its...Ch. 16 - Sketch a CMOS transmission gate and describe its...Ch. 16 - Discuss what is meant by pass transistor logic.Ch. 16 - Prob. 13RQCh. 16 - Prob. 14RQCh. 16 - Prob. 15RQCh. 16 - Describe the basic architecture of a semiconductor...Ch. 16 - ‘Sketch a CMOS SRAM cell and describe its...Ch. 16 - Prob. 18RQCh. 16 - Describe a maskprogrammed MOSFET ROM memory.Ch. 16 - Describe the basic operation of a floating gate...Ch. 16 - Prob. 16.1PCh. 16 - Prob. 16.2PCh. 16 - (a) Redesign the resistive load inverter in Figure...Ch. 16 - Prob. D16.4PCh. 16 - Prob. 16.5PCh. 16 - Prob. D16.6PCh. 16 - Prob. 16.7PCh. 16 - Prob. 16.8PCh. 16 - For the depletion load inverter shown in Figure...Ch. 16 - Prob. 16.10PCh. 16 - Prob. D16.11PCh. 16 - Prob. D16.12PCh. 16 - Prob. 16.13PCh. 16 - For the two inverters in Figure P16.14, assume...Ch. 16 - Prob. 16.15PCh. 16 - Prob. 16.16PCh. 16 - Prob. 16.17PCh. 16 - Prob. 16.18PCh. 16 - Prob. D16.19PCh. 16 - Prob. 16.20PCh. 16 - Prob. 16.21PCh. 16 - Prob. 16.22PCh. 16 - In the NMOS circuit in Figure P16.23, the...Ch. 16 - Prob. 16.24PCh. 16 - Prob. 16.25PCh. 16 - Prob. 16.26PCh. 16 - What is the logic function implemented by the...Ch. 16 - Prob. D16.28PCh. 16 - Prob. D16.29PCh. 16 - Prob. 16.31PCh. 16 - Prob. 16.32PCh. 16 - Prob. 16.33PCh. 16 - Consider the CMOS inverter pair in Figure P16.34....Ch. 16 - Prob. 16.35PCh. 16 - Prob. 16.36PCh. 16 - Prob. 16.37PCh. 16 - Prob. 16.38PCh. 16 - Prob. 16.39PCh. 16 - (a) A CMOS digital logic circuit contains the...Ch. 16 - Prob. 16.41PCh. 16 - Prob. 16.42PCh. 16 - Prob. 16.43PCh. 16 - Prob. 16.44PCh. 16 - Prob. 16.45PCh. 16 - Prob. 16.46PCh. 16 - Prob. 16.47PCh. 16 - Prob. 16.48PCh. 16 - Prob. 16.49PCh. 16 - Prob. 16.50PCh. 16 - Prob. 16.51PCh. 16 - Prob. 16.52PCh. 16 - Prob. D16.53PCh. 16 - Figure P16.54 is a classic CMOS logic gate. (a)...Ch. 16 - Figure P16.55 is a classic CMOS logic gate. (a)...Ch. 16 - Consider the classic CMOS logic circuit in Figure...Ch. 16 - (a) Given inputs A,B,C,A,B and C , design a CMOS...Ch. 16 - (a) Given inputs A, B, C, D, and E, design a CMOS...Ch. 16 - (a) Determine the logic function performed by the...Ch. 16 - Prob. D16.60PCh. 16 - Prob. 16.61PCh. 16 - Prob. 16.62PCh. 16 - Sketch a clocked CMOS domino logic circuit that...Ch. 16 - Sketch a clocked CMOS domino logic circuit that...Ch. 16 - Prob. D16.65PCh. 16 - Prob. 16.66PCh. 16 - Prob. 16.67PCh. 16 - The NMOS transistors in the circuit shown in...Ch. 16 - Prob. 16.69PCh. 16 - Prob. 16.70PCh. 16 - Prob. 16.71PCh. 16 - (a) Design an NMOS pass transistor logic circuit...Ch. 16 - Prob. 16.73PCh. 16 - What is the logic function implemented by the...Ch. 16 - Prob. 16.75PCh. 16 - Prob. 16.76PCh. 16 - Prob. 16.77PCh. 16 - Consider the NMOS RS flipflop in Figure 16.63...Ch. 16 - Prob. 16.79PCh. 16 - Consider the circuit in Figure P16.80. Determine...Ch. 16 - Prob. D16.81PCh. 16 - Prob. 16.82PCh. 16 - Prob. 16.83PCh. 16 - Prob. 16.84PCh. 16 - (a) A 1 megabit memory is organized in a square...Ch. 16 - Prob. 16.86PCh. 16 - Prob. 16.87PCh. 16 - Prob. 16.88PCh. 16 - Prob. D16.89PCh. 16 - Prob. 16.90PCh. 16 - Prob. 16.91PCh. 16 - Prob. 16.92PCh. 16 - Prob. D16.93PCh. 16 - Prob. D16.94PCh. 16 - Prob. D16.95PCh. 16 - An analog signal in the range 0 to 5 V is to be...Ch. 16 - Prob. 16.97PCh. 16 - Prob. 16.98PCh. 16 - Prob. 16.99PCh. 16 - The weightedresistor D/A converter in Figure 16.90...Ch. 16 - The Nbit D/A converter with an R2R ladder network...Ch. 16 - Prob. 16.102PCh. 16 - Prob. 16.103PCh. 16 - Prob. 16.104PCh. 16 - Prob. 16.105PCh. 16 - Design a classic CMOS logic circuit that will...Ch. 16 - Prob. D16.111DPCh. 16 - Prob. D16.112DPCh. 16 - Prob. D16.113DP
Knowledge Booster
Background pattern image
Electrical Engineering
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.
Similar questions
SEE MORE QUESTIONS
Recommended textbooks for you
Text book image
Introductory Circuit Analysis (13th Edition)
Electrical Engineering
ISBN:9780133923605
Author:Robert L. Boylestad
Publisher:PEARSON
Text book image
Delmar's Standard Textbook Of Electricity
Electrical Engineering
ISBN:9781337900348
Author:Stephen L. Herman
Publisher:Cengage Learning
Text book image
Programmable Logic Controllers
Electrical Engineering
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education
Text book image
Fundamentals of Electric Circuits
Electrical Engineering
ISBN:9780078028229
Author:Charles K Alexander, Matthew Sadiku
Publisher:McGraw-Hill Education
Text book image
Electric Circuits. (11th Edition)
Electrical Engineering
ISBN:9780134746968
Author:James W. Nilsson, Susan Riedel
Publisher:PEARSON
Text book image
Engineering Electromagnetics
Electrical Engineering
ISBN:9780078028151
Author:Hayt, William H. (william Hart), Jr, BUCK, John A.
Publisher:Mcgraw-hill Education,
NMOS vs PMOS and Enhancement vs Depletion Mode MOSFETs | Intermediate Electronics; Author: CircuitBread;https://www.youtube.com/watch?v=kY-ka0PriaE;License: Standard Youtube License