Computer Systems: A Programmer's Perspective (3rd Edition)
3rd Edition
ISBN: 9780134092669
Author: Bryant, Randal E. Bryant, David R. O'Hallaron, David R., Randal E.; O'Hallaron, Bryant/O'hallaron
Publisher: PEARSON
expand_more
expand_more
format_list_bulleted
Question
Chapter 4.5, Problem 4.35PP
Program Plan Intro
HCL code for d_valA signal:
word d_valA=[
D_icode in {ICALL,IJXX}:D_valP;
d_srcA == e_dstE:e_valE;
d_srcA == M_dstM:m_valM;
d_srcA == M_dstE:M_valE;
d_srcA == W_dstM:W_valM;
d_srcA == W_dstE:W_valE;
1:d_rvalA;
];
Processing stages:
- The processing of an instruction has number of operations.
- The operations are organized into particular sequence of stages.
- It attempts to follow a uniform sequence for all instructions.
- The description of stages are shown below:
- Fetch:
- It uses program counter “PC” as memory address to read instruction bytes from memory.
- The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction.
- It fetches “valC” that denotes an 8-byte constant.
- It computes “valP” that denotes value of “PC” plus length of fetched instruction.
- Decode:
- The register file is been read with two operands.
- It gives values “valA” and “valB” for operands.
- It reads registers with instruction fields “rA” and “rB”.
- Execute:
- In this stage the ALU either performs required operation or increments and decrements stack pointer.
- The resulting value is termed as “valE”.
- The condition codes are evaluated and destination register is updated based on condition.
- It determines whether branch should be taken or not in a jump instruction.
- Memory:
- The data is been written to memory or read from memory in this stage.
- The value that is read is determined as “valM”.
- Write back:
- The results are been written to register file.
- It can write up to two results.
- PC update:
- The program counter “PC” denotes memory address to read bytes of instruction from memory.
- It is used to set next instruction’s address.
- Fetch:
Combinational circuits and HCL expressions:
- The computational blocks are been constructed by accumulating several logic gates into network.
- The restrictions are been shown below:
- Each of input for logic gate should be linked to any one shown below:
- One of system inputs, that is recognized as primary inputs.
- Output connection for some element in memory.
- Output of some logic gate.
- Outputs obtained from more than two logic gates could not be linked together.
- The wire would be driven to different voltages.
- It can cause malfunction in circuit.
- The network must not contain cycles.
- The loops in circuit can cause ambiguity in function
computed by network.
- The loops in circuit can cause ambiguity in function
- Each of input for logic gate should be linked to any one shown below:
- The “HCL” denotes a hardware control language that is used for describing control logic of different processor designs.
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solutionStudents have asked these similar questions
2. [4pts] Use the following C-Code for the problems below.
int recFunc (int a, int b) {
if (b
= 0)
==
return a;
else
return 1+recFunc (a, b-1);
a. Give the flowchart for the C-Code
b. Convert to MIPS assembly and comment each assembly instruction to indicate
corresponding C-Code.
C. If AX-F000H, BX-3456H, DX-55AAH, and CX-0304H, what should be
results of destination, the carry flag (CF), sign flag (SF), and overflow flag
UR
(OF) after each of the following assembly instructions.
S
1. AND DX, AX
plag
over flow flag
2. SHR BX, CL
3. ADD AX, CX
How do I construct this
Chapter 4 Solutions
Computer Systems: A Programmer's Perspective (3rd Edition)
Ch. 4.1 - Prob. 4.1PPCh. 4.1 - Prob. 4.2PPCh. 4.1 - Prob. 4.3PPCh. 4.1 - Prob. 4.4PPCh. 4.1 - Prob. 4.5PPCh. 4.1 - Prob. 4.6PPCh. 4.1 - Prob. 4.7PPCh. 4.1 - Prob. 4.8PPCh. 4.2 - Practice Problem 4.9 (solution page 484) Write an...Ch. 4.2 - Prob. 4.10PP
Ch. 4.2 - Prob. 4.11PPCh. 4.2 - Prob. 4.12PPCh. 4.3 - Prob. 4.13PPCh. 4.3 - Prob. 4.14PPCh. 4.3 - Prob. 4.15PPCh. 4.3 - Prob. 4.16PPCh. 4.3 - Prob. 4.17PPCh. 4.3 - Prob. 4.18PPCh. 4.3 - Prob. 4.19PPCh. 4.3 - Prob. 4.20PPCh. 4.3 - Prob. 4.21PPCh. 4.3 - Prob. 4.22PPCh. 4.3 - Prob. 4.23PPCh. 4.3 - Prob. 4.24PPCh. 4.3 - Prob. 4.25PPCh. 4.3 - Prob. 4.26PPCh. 4.3 - Prob. 4.27PPCh. 4.4 - Prob. 4.28PPCh. 4.4 - Prob. 4.29PPCh. 4.5 - Prob. 4.30PPCh. 4.5 - Prob. 4.31PPCh. 4.5 - Prob. 4.32PPCh. 4.5 - Prob. 4.33PPCh. 4.5 - Prob. 4.34PPCh. 4.5 - Prob. 4.35PPCh. 4.5 - Prob. 4.36PPCh. 4.5 - Prob. 4.37PPCh. 4.5 - Prob. 4.38PPCh. 4.5 - Prob. 4.39PPCh. 4.5 - Prob. 4.40PPCh. 4.5 - Prob. 4.41PPCh. 4.5 - Prob. 4.42PPCh. 4.5 - Prob. 4.43PPCh. 4.5 - Prob. 4.44PPCh. 4 - Prob. 4.45HWCh. 4 - Prob. 4.46HWCh. 4 - Prob. 4.47HWCh. 4 - Prob. 4.48HWCh. 4 - Modify the code you wrote for Problem 4.47 to...Ch. 4 - In Section 3.6.8, we saw that a common way to...Ch. 4 - Prob. 4.51HWCh. 4 - The file seq-full.hcl contains the HCL description...Ch. 4 - Prob. 4.53HWCh. 4 - The file pie=full. hcl contains a copy of the PIPE...Ch. 4 - Prob. 4.55HWCh. 4 - Prob. 4.56HWCh. 4 - Prob. 4.57HWCh. 4 - Our pipelined design is a bit unrealistic in that...Ch. 4 - Prob. 4.59HW
Knowledge Booster
Similar questions
- 1. Similar to the book, page 171, derive the control gates associated with the register DR in the basic computer. (DRLD, DRINR, and DRCLR) Table 5-6 (Mano, pi59) Fetch R'TO: AR - PC IR - MLAR], PC <- PC + 1 DO, D1, ... D7 <- Decode IR(12-14), AR <- IR(O-11), I <- IR(15) AR <- MCAR] R'T1: Decode R'T2: Indirect D7'IT3: Menory Reference: AND sOT DR - M(ARIA AC <- AC DR. SC <-0 DUTS: DIT4: DIT5: ADD DR - MEARTA AC <- AC + DR. E <- Cout, SC <-0 DZT4: ) DR <- MLAR) LDA DZTS: AC <- DR, SC - o MCAR) <- AC, sc <- 0 PC <- AR, SC <-0 STA D3T4: BUN D4T4: DST4: M(AR) <- PC, AR <- AR+ 1 BSA PC <- AR, SC<- 0 DET4: DR <- MLAR) DSTS: ISZ DET5: DR <- DR + 1 DET6: MLAR) - DR, if (DR-0) then (PC <- PC + 1), sc<-0 Register-reference: D7I'T3 -r (common to all register-reference instructions) IR(1) - Bi (1 - 0, 1, 2, ..., 11) r: SC <- 0 rB11: AC (- 0 CLA CLE IB10: E <- 0 AC <- NOT (AC) E - NOT (E) AC <- ahr AC, AC(15) <- E, E <- AC(o) CHA rB9: CME rB8: CIR rB7: AC <- mhl AC, AC(0) <- E, E <- AC(15) AC <- AC…arrow_forward8.- Consider that the serial velocity is given by: baud_rate=Fosc/k(n+1) It is required to communicate at 1200 bps with a 1MHz clock and K=16 n=5. What is the real speed generated with the value stored in the SPBR6 register?arrow_forwardull T-Mobile 4:47 PM A register cell A is to implement the following register transfers: AND: A +A A B OR: A+AVB NOT: A A We assume that (1) Only one of AND, OR, and NOT is equal to 1; (2) For all of AND, OR, and NOT equal to 0, the content of A remains unchanged. Now design this register cell directly for D flip-flops using a sequential circuit design approach. A) Complete the following state table. Present State A Next State A(t+1) AND-0 AND-1 AND-1 OR-1 OR=1 NOT=1 NOT-1 OR-0 B-0 B=1 B-0 B-1 B-0 B-1 NOT=0 A Write down the equation for D. You do not need to optimize your B) equation here. Hint: you can directly derive the equation from above without using a K-map. state table Please draw the circuit for the register cell. You can draw the circuit C) on a white paper using a ruler, and then, take a photo of it. Next, you can insert the photo here. AND OR NOT D Carrow_forward
- Please help with ONLY Assembly CODES..arrow_forwardNeed assitance with figuring this question out. The assembly code is included to helparrow_forwarda- Convert the following a sequential circuit in pipelined design b- Calculate the throughout (T) and latency (L) of C- What is the bottleneck block in the given design? d- Explain circuit interleaving and apply it to the given circuit for solving the bottleneck issue, A C 3ns 4ns 8ns Y D D 4ns 2ns C 4ns 開 A BIarrow_forward
- Q2/ Use counter 1 of 82C54 interval timer in order to generate a contimuous series of puses which have HIGH time of 49usec and LOW time of lusec. If CLK 1 of counter 1 is IMHZ, design the circuit and write an 8086 program to generate the required signal. Note: counterl address is C2H and control register address of 8254 is C6H.arrow_forwardReview Questions Question [2]: Part 1: An incomplete register circuit is shown in the figure given below. a. Add the required connections to make the circuit work as a 3-bit universal parallel-in, parallel- out shift-right, shift-left register. b. Complete the register operation table shown below by adding the input values, the next state values and the actions (such as NC (No Change or Hold), Ld (Load), and ShR (Shift Right) and ShL (Shift Left). c. Write the next state equations of the three flip-flops. Inputs Next State Action Sh (shift) L(load) Q2* Q* Qo* 1 1 D, D. Sh Ld Ck- O O1 1arrow_forward27-arrow_forward
- Question [4] : An incomplete register circuit is shown in the figure given below. a) Add the required connections to make the circuit work as a 3-bit parallel-in, parallel-out shiftright register. b) Complete the register operation table shown below by adding the input values, the next state values and the actions (such as NC (No Change or Hold), Ld (Load), and ShR (Shift Right) ). c) Write the next state equations of the three flip-flops. Inputs Next State Action ShR(shift) L(load) Q2* Qi* Qo* Q2 Q1 Qo Q2 Qd 00 00 00 D2 01 D1 H01 Do 101 10 10 10 11 11 11 ShR Ld- CIkarrow_forwardCOMP2101 Q6arrow_forwardQuestion 1 (> For the first 14 questions, use the MIPS assembly code: SW $22, 40 ($24). AND $8, $17, $18 ADDI $20, $12, 5 OR $16, $10, $11 Each register contains an initial value of decimal 100 plus its register number. (e.g. register $8 contains 108, register $22 contains 122, etc). The code begins running on a 5-stage MIPS pipelined processor with SW starting in cycle 1. Diagram the instructions within a pipeline diagram to determine which stage each instruction will be in during each cycle. Then answer the next 14 questions, During cycle 3, which instruction will use values from the IF/ID pipeline register? Question 2 During cycle 4, which instruction will use values from the ID/EX pipeline register? Question 3 During cycle 4, what decimal register number will be obtained from ID/EX.RegisterRs? Question 4 During cycle 4, which instruction will use values from the EX/MEM pipeline register? Question 5 ( During cycle 4, what decimal value is obtained from EX/MEM.ALUresult ?arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
- Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill EducationStarting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSONDigital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
- C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSONDatabase Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage LearningProgrammable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education