Computer Systems: A Programmer's Perspective (3rd Edition)
3rd Edition
ISBN: 9780134092669
Author: Bryant, Randal E. Bryant, David R. O'Hallaron, David R., Randal E.; O'Hallaron, Bryant/O'hallaron
Publisher: PEARSON
expand_more
expand_more
format_list_bulleted
Question
Chapter 4.5, Problem 4.30PP
Program Plan Intro
Processing stages:
- The processing of an instruction has number of operations.
- The operations are organized into particular sequence of stages.
- It attempts to follow a uniform sequence for all instructions.
- The description of stages are shown below:
- Fetch:
- It uses program counter “PC” as memory address to read instruction bytes from memory.
- The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction.
- It fetches “valC” that denotes an 8-byte constant.
- It computes “valP” that denotes value of “PC” plus length of fetched instruction.
- Decode:
- The register file is been read with two operands.
- It gives values “valA” and “valB” for operands.
- It reads registers with instruction fields “rA” and “rB”.
- Execute:
- In this stage the ALU either performs required operation or increments and decrements stack pointer.
- The resulting value is termed as “valE”.
- The condition codes are evaluated and destination register is updated based on condition.
- It determines whether branch should be taken or not in a jump instruction.
- Memory:
- The data is been written to memory or read from memory in this stage.
- The value that is read is determined as “valM”.
- Write back:
- The results are been written to register file.
- It can write up to two results.
- PC update:
- The program counter “PC” denotes memory address to read bytes of instruction from memory.
- It is used to set next instruction’s address.
- Fetch:
Combinational circuits and HCL expressions:
- The computational blocks are been constructed by accumulating several logic gates into network.
- The restrictions are been shown below:
- Each of input for logic gate should be connected to any one shown below:
- One of system inputs, that is recognized as primary inputs.
- Output connection for some element in memory.
- Output of some logic gate.
- Outputs obtained from more than two logic gates could not be linked together.
- The wire would be driven to different voltages.
- It can cause malfunction in circuit.
- The network should not have cycles.
- The loops in circuit can cause ambiguity in function
computed by network.
- The loops in circuit can cause ambiguity in function
- Each of input for logic gate should be connected to any one shown below:
- The “HCL” denotes a hardware control language that is used for describing control logic of different processor designs.
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solutionStudents have asked these similar questions
B. (15%) Consider the datapath for the execution of the instruction beq $t0, $t1, 100
Draw a Datapath diagram to show the execution of the instruction.
3. Verify the operation of instruction.
JMP BX
Assume the content of BX is 0010 H.
- Write an assembly code to rotate a stepper motor with three main terminals in counter
clockwise dual step. This motor will loop (6) cycles, and the control information will be
transferred from memory location (SMX) using lookup table instruction to the system. So that,
the memory name should not appear in the loop. Also, save each control word in the stack.
Chapter 4 Solutions
Computer Systems: A Programmer's Perspective (3rd Edition)
Ch. 4.1 - Prob. 4.1PPCh. 4.1 - Prob. 4.2PPCh. 4.1 - Prob. 4.3PPCh. 4.1 - Prob. 4.4PPCh. 4.1 - Prob. 4.5PPCh. 4.1 - Prob. 4.6PPCh. 4.1 - Prob. 4.7PPCh. 4.1 - Prob. 4.8PPCh. 4.2 - Practice Problem 4.9 (solution page 484) Write an...Ch. 4.2 - Prob. 4.10PP
Ch. 4.2 - Prob. 4.11PPCh. 4.2 - Prob. 4.12PPCh. 4.3 - Prob. 4.13PPCh. 4.3 - Prob. 4.14PPCh. 4.3 - Prob. 4.15PPCh. 4.3 - Prob. 4.16PPCh. 4.3 - Prob. 4.17PPCh. 4.3 - Prob. 4.18PPCh. 4.3 - Prob. 4.19PPCh. 4.3 - Prob. 4.20PPCh. 4.3 - Prob. 4.21PPCh. 4.3 - Prob. 4.22PPCh. 4.3 - Prob. 4.23PPCh. 4.3 - Prob. 4.24PPCh. 4.3 - Prob. 4.25PPCh. 4.3 - Prob. 4.26PPCh. 4.3 - Prob. 4.27PPCh. 4.4 - Prob. 4.28PPCh. 4.4 - Prob. 4.29PPCh. 4.5 - Prob. 4.30PPCh. 4.5 - Prob. 4.31PPCh. 4.5 - Prob. 4.32PPCh. 4.5 - Prob. 4.33PPCh. 4.5 - Prob. 4.34PPCh. 4.5 - Prob. 4.35PPCh. 4.5 - Prob. 4.36PPCh. 4.5 - Prob. 4.37PPCh. 4.5 - Prob. 4.38PPCh. 4.5 - Prob. 4.39PPCh. 4.5 - Prob. 4.40PPCh. 4.5 - Prob. 4.41PPCh. 4.5 - Prob. 4.42PPCh. 4.5 - Prob. 4.43PPCh. 4.5 - Prob. 4.44PPCh. 4 - Prob. 4.45HWCh. 4 - Prob. 4.46HWCh. 4 - Prob. 4.47HWCh. 4 - Prob. 4.48HWCh. 4 - Modify the code you wrote for Problem 4.47 to...Ch. 4 - In Section 3.6.8, we saw that a common way to...Ch. 4 - Prob. 4.51HWCh. 4 - The file seq-full.hcl contains the HCL description...Ch. 4 - Prob. 4.53HWCh. 4 - The file pie=full. hcl contains a copy of the PIPE...Ch. 4 - Prob. 4.55HWCh. 4 - Prob. 4.56HWCh. 4 - Prob. 4.57HWCh. 4 - Our pipelined design is a bit unrealistic in that...Ch. 4 - Prob. 4.59HW
Knowledge Booster
Similar questions
- (b) (i) (ii) Elaborate how we can identify the instruction format (i.e., R-, I- or J- type) of a machine code. Translate the following machine code to MIPS assembly code. Show all your workings. 0x0125882Aarrow_forward(a) In a DLX machine, an educational version of RISC machines, conditional branch instructions are designed as the fixed length of 32 bits. Briefly describe the format of branch instructions in encoding, and indicate the possible problem introduced by branch instructions when the machine is pipelined.arrow_forward3arrow_forward
- (1) Compare Conditional and Control flags. (i1) Consider the instruction SUB AL, CL. (AL) = 50 H, (CL) = 20 H. Write the flaa register value (in Hex) after the execution of the instruction. Assume all the control flags are reset. (Note : Solve the question in paper, scan and upload along with the other Part B and C answers)arrow_forwardProblem 1.10: Simplify F(A, B,C, D) = ACD+ A'B + D'arrow_forwardQ-2) a) type a double-loop delay subroutine part. b) in this double-loop delay subroutine, calculate the number values to be loaded into the counters by making the necessary calculations for the time delay to be 30 msnol. (Note: Crystal value= 10MHz will be selected.)arrow_forward
- The following instruction is in valid form (legal form) LEA CX,[300] Select one: True False <arrow_forwardThe following instruction is in valid form (legal form) XCHG BX,[300] Select one: True Falsearrow_forward1. Similar to the book, page 171, derive the control gates associated with the register DR in the basic computer. (DRLD, DRINR, and DRCLR) Table 5-6 (Mano, pi59) Fetch R'TO: AR - PC IR - MLAR], PC <- PC + 1 DO, D1, ... D7 <- Decode IR(12-14), AR <- IR(O-11), I <- IR(15) AR <- MCAR] R'T1: Decode R'T2: Indirect D7'IT3: Menory Reference: AND sOT DR - M(ARIA AC <- AC DR. SC <-0 DUTS: DIT4: DIT5: ADD DR - MEARTA AC <- AC + DR. E <- Cout, SC <-0 DZT4: ) DR <- MLAR) LDA DZTS: AC <- DR, SC - o MCAR) <- AC, sc <- 0 PC <- AR, SC <-0 STA D3T4: BUN D4T4: DST4: M(AR) <- PC, AR <- AR+ 1 BSA PC <- AR, SC<- 0 DET4: DR <- MLAR) DSTS: ISZ DET5: DR <- DR + 1 DET6: MLAR) - DR, if (DR-0) then (PC <- PC + 1), sc<-0 Register-reference: D7I'T3 -r (common to all register-reference instructions) IR(1) - Bi (1 - 0, 1, 2, ..., 11) r: SC <- 0 rB11: AC (- 0 CLA CLE IB10: E <- 0 AC <- NOT (AC) E - NOT (E) AC <- ahr AC, AC(15) <- E, E <- AC(o) CHA rB9: CME rB8: CIR rB7: AC <- mhl AC, AC(0) <- E, E <- AC(15) AC <- AC…arrow_forward
- 15.) utilizing T-Flipflops. Show the waveforms of the base frequency, the final frequency, and any intermediary frequencies. (Scale the X-axis so that the frequency differences are obvious) Given a CPU with a base frequency of 1 GigaHertz (Ghz), build a 125 MHz clockarrow_forward(a) Using register transfer notation, specify the first two steps of execution that are common to all RISC-style instructions on the basic Chapter 5 datapath. 1. 2. (e) For the basic processing unit, assume that signals T1 to 75 are asserted during the corresponding execution time step. Assume that signals Load, Store, ALU, Call, Return, Branch are asserted based on the instruction being executed. Write logic expressions for the control signals that are given below. IR_en = MEM_write = (b) Using register transfer notation, specify the details for the remaining steps of execution after common steps in part (a) for the instruction: Load Rt, X(Rs) 3. 4. 5. (f) The register file has two 32-bit data outputs. Briefly identify all reg. file inputs. (c) Using register transfer notation, specify the details for the remaining steps of execution for the instruction: Multiply Rd, Rs, Rt. (g) Briefly identify the data inputs to the multiplexer that is labelled as MuxY. 3. 4. 5. (d) Using register…arrow_forwardPls help thankuarrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
- Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill EducationStarting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSONDigital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
- C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSONDatabase Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage LearningProgrammable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education