(a)
The value of the quiescent current
(a)
Answer to Problem 12.46P
The value of
Explanation of Solution
Given:
The given diagram is shown in Figure 1
Calculation:
The expression to determine the value of the voltage
The expression for the voltage
The expression for
The expression for the value of the gate to source voltage of the second transistor in terms of the second transistor drain current is given by,
Substitute
Substitute
The expression to determine the value of the gate voltage is given by,
Substitute
From trial and error method the value of the current
The expression for the value of the voltage
Substitute
Substitute
Substitute
Conclusion:
Therefore, the value of
(b)
To show: The expression for the small signal current gain is
(b)
Explanation of Solution
Given:
The given circuit is shown below.
Calculation:
The small signal equivalent circuit is shown in Figure 2
From above the expression for the output current is given by,
The expression for the voltage
Apply KCL at the upper left node.
The expression to determine the value of the
The expression for the value of the current at the output is given by,
Substitute
Substitute
Conclusion:
Therefore, the expression for the current gain is
(c)
The value of the current gain.
(c)
Answer to Problem 12.46P
The value of the current gain is
Explanation of Solution
Given:
The given diagram is shown in Figure 1
Calculation:
The expression to determine the value of the
Substitute
The expression to determine the value of the
Substitute
The expression for the current gain is given by,
Substitute
Conclusion:
Therefore, the value of the current gain is
Want to see more full solutions like this?
Chapter 12 Solutions
Microelectronics: Circuit Analysis and Design
- The term duty cycle refers to the amount of time a signal is complete cycle. A. off compared to the period of one B. on The output voltage of op-amp is positive saturation, when the voltage applied to the input is greater than the input. A. inverting B. noninverting A square wave that is 20V at its high state and OV when it is off will produce an average DC when its duty cycle is 75%. Formula: VOUT = Duty Cycle * Peak voltage voltage of A. 7.5V B. 10V C. 15Varrow_forwardC. Draw a n-p-n transistor connected in circuit common emitter (CE). Draw the input current-voltage characteristic, the output current-voltage characteristics and the graph giving dependence of the output current as function of the input current. Define the amplification gain of this circuit.arrow_forwardDraw a n-p-n transistor connected in circuit common base (CB).Draw the input current-voltage characteristic, the output current-voltage characteristicsand the graph giving dependence of the output current as function of the input current.Define the amplification gain of this circuit.arrow_forward
- +15 A00 AGND C₁ Ro C₂ Probe O-Scope + Rs. RG J1 R₁ Vout Figure 14: Common-Source Inverting Amplifier Probe GNDarrow_forwardWith an aid of a. c. equivalent circuit, derive an equation representing common- mode gain (Ac) of the circuit.arrow_forwardA) Design with drawing an Op-Amp series voltage regulator to give a regulated O/P voltage of 12V for an I/P of 15V B) Calculate the line regulation if the I/p increases to 4V leads to increase the O/P voltage to 0.02V.arrow_forward
- Fill in the table VB VC VE Ic LE I8 fre IT gm 5V Consider the circuit given at the right. 600k 1.5k =0.7, Vauo, B=165) 100uF Vo 1k 100uF a) Perform DC analysis and calculate all VB =? VC:? branch currents, node voltages, and small signal parameters 3K VE=? Rout b) Draw a small-signal equivalent model n Vin Rin 400K c) Calculate Ri, Rout, and Ay=Vou/Vin -5Varrow_forwardPlease solve with work shown. Will upvotearrow_forwardIt is connected to the input of a transistor (BJT) amplifier circuit with a gain of "-50" with a peak value of 100mV. a sine sign is applied a) Draw the circuit. b) Underline the input and output voltages by specifying their values.arrow_forward
- |12.5 The class A emitter follower in the figure to the right is to operate from +/- 10 V supplies and drive a 16 ohm load with a sinusoid with a 5 V peak amplitude. If the incremental gain is to remain within 2% of unity what must the bias current, I, be? What is the resulting efficiency?arrow_forwardQ2. An analog signal x(1) 3.25 sin (2nt) is ideally sampled with a sampling rate of 8 samples per second and then applied to a uniform midtread quantizer whose output takes on the values 0, +1, ±2, ±3 volts. a) Determine the quantizer parameters and sketch its input/output characteristic. b) Sketch the waveform of the sampled signal for one complete cycle (8 samples). c) Sketch the waveform of the output quantized signal for one complete cycle.arrow_forwardFigure 1(a) shows a series fed class A amplifier circuit. In order to achieve the maximum efficiency, the Q point must be located at the center of the DC load line as shown in Figure 1(b). This generates the maximum output current swing of Icmax (p – p) RC and the maximum output voltage swing is VCEmax(p – p) = Vcc Assume that the maximum input de power is (1 Vcc Pimax(dc) = Vcc!cQ(max)=Vcc \2° Rc. 2Rc Find the maximum efficiency, 7 of this circuit.arrow_forward
- Introductory Circuit Analysis (13th Edition)Electrical EngineeringISBN:9780133923605Author:Robert L. BoylestadPublisher:PEARSONDelmar's Standard Textbook Of ElectricityElectrical EngineeringISBN:9781337900348Author:Stephen L. HermanPublisher:Cengage LearningProgrammable Logic ControllersElectrical EngineeringISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
- Fundamentals of Electric CircuitsElectrical EngineeringISBN:9780078028229Author:Charles K Alexander, Matthew SadikuPublisher:McGraw-Hill EducationElectric Circuits. (11th Edition)Electrical EngineeringISBN:9780134746968Author:James W. Nilsson, Susan RiedelPublisher:PEARSONEngineering ElectromagneticsElectrical EngineeringISBN:9780078028151Author:Hayt, William H. (william Hart), Jr, BUCK, John A.Publisher:Mcgraw-hill Education,