Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields. The first byte contains the opcode and the remainder an immediate operand or an operand address. a. What is the maximum directly addressable memory capacity (in bytes)? b. Discuss the impact on the system speed if the microprocessor bus has 1. a 32-bit local address bus and a 16-bit local data bus, or 2. a 16-bit local address bus and a 16-bit local data bus. c. How many bits are needed for the program counter and the instruction register?

Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields. The first byte contains the opcode and the remainder an immediate operand or an operand address. a. What is the maximum directly addressable memory capacity (in bytes)? b. Discuss the impact on the system speed if the microprocessor bus has 1. a 32-bit local address bus and a 16-bit local data bus, or 2. a 16-bit local address bus and a 16-bit local data bus. c. How many bits are needed for the program counter and the instruction register?

Name: Consider a hypothetical 32-bit microprocessor having 32-bit instructi
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed oftwo fields. The first byte contains the opcode and the remainder an immediateoperand or an operand address.a. What is the maximum directly addressable memory capacit

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Q2. For the following assume that values A, B, C, D, E, and F reside in memory. Also assume that instruction operation codes are represented in 6 bits, memory addresses are 64 bits, data size is 32 bits and register addresses are 5 bits. a. For each instruction set architecture shown in Figure A.1, how many addresses or names (including both memory and register), appear in each instruction for the code to compute C = A+ B, and what is the total code size? passor TOS Memory (A) Accumulator (C) Registry (D) Re loed oore Figure A.1 Operand locations for four instruction set architecture classes. The arrows indicate whether the oper and is an input or the result of the orithmetic-logical unit ALU operation, or both an input and result Lighter shoes indicate inputs, and the dark shode indicates the result in a top of stack (TOS) register points to the top input operand, which is combined with the operand below. The first operand is removed from the stack, the result takes the place of the…
For a microprocessor 68000 Motorola system, how many memory addresses which can be accessed by it? Prove it and justify the last address of the memory location. Then, sketch the memory map of it by using the address calculated.
H.W.: Consider a hypothetical machine with two steps instruction cycle: fetch cycle and execute cycle. The characteristics of the machine is given in Figure 8 with the following explanation: The processor contains a single data register, called an accumulator (AC). • Both instructions and data are 8 bits long. • The memory is organized using 8-bit words. • The instruction format provides 2 bits for the opcode, and up to 26 = 64 words of memory can be directly addressed. Opcode Address (a) Instruction format Magnitude (b) Integer format Program counter (PC)= Address of instruction Instruction register (IR)- Instruction being executed Accumulator (AC) Temporary storage (c) Internal CPU registers -Load AC from memory Store AC to memory - Add to AC from memory (d) Partial list of opcodes Figure 8 Characteristics of a Hypothetical Machine Figure 9 illustrates a partial program execution, showing the relevant portions of memory and processor registers after the first instruction, 64H has…
A. Assume that the Instruction Pointer, EIP, contains 9610 and the assembly language representation of the instruction in memory at address 9610 is JB 175. If the flags are currently CF=0, ZF=0 and SF=1 what is the value of the EIP after the instruction executes? B. Assume that the Instruction Pointer, EIP, contains 15410 and the assembly language representation of the instruction in memory at address 15410 is JNS 189. If the flags are currently CF=1, ZF=0 and SF=1 what is the value of the EIP after the instruction executes? C. Assume that before the instruction is executed, the flags are CF=0, ZF=0 and SF=0 and the Registers have the values AL=0x35, BL=0x0F CL=0x25 and DL=0x78. What are the values of the flags after the instruction ADD AL,0x90 executes? D. The following instruction is executed. Assume that before execution, register R12 contains 0x85, R9 initially contains 0xC3, and the flags are ZF=0, SF=1, and CF=0. 0x indicates hexadecimal; do not include a 0x with your…
Subject: Microprocessor AL-Mustaqbal University College Departınent: Computer Technical Engineering Architecture Time: 1 Hours Class: Date: 2020 2019/2020 Q1/A. Answer the questions with True on the right phrase and false on the wrong phrase with correct the wrong if you found it. Answer five only 1. Memory unit is a Collection of flag registers used to store the information as a decimal number. 2. An 8085 microprocessor has 246 instructions. Each instruction is represented by an S-bit binary value. 3. The data transfer instructions copy data from the source to destination and modify the content of data. 4. LDAX is an Arithmetic instruction used to copy the contents of that memory location into the accumulator. 5. The microprocessor is a programmable device that takes in decimal numbers, performs on them arithmetic or logical operations and produce decimal number. 6. The medium scale integration generation used more than 9999 gate to fabricate the microprocessor. Q2/A. There are two…
Consider a simple read-only memory (ROM) unit with 2-bit addressand 2-bit data buses.Draw the internal architecture of such a ROM unit includingtransistors, address and data signals, and the row decoder.? I have attached the answer to the question, but I am confused by it, if you could explain every step including how many transistors to use, where to place them and the basic procedure which could be used with other similar questions that would be helpful
Consider a 16-bit processor in which the following appears in the main memory, starting at location 200.a. The first part of the first word (content at 200) indicates that this instruction loads a value into an accumulator; the value of 300 in location 201 may be part of the address calculator. The mode field specifies an addressing mode and, if appropriate, indicates a source register. a. Assume that when used, the source register R1, which has a value of 500. b. There is also a base register that contains the value 100, Assume that location 249 contains the value 399, location 250 contains the value 400, and so on. Determine the effective address and the operand to be loaded for the following address modes:
A digital computer has a memory unit with 24 bits per word. The instruction set consists of 150 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address, similar to Marie). Each instruction is stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are left for the address part of the instruction? c) What is the maximum allowable size for memory?
The description of three-address instructions species the components of each type of instruction, but it does not specify the representation of these instructions in a data structure. Write the three – address code for the following expressions:(i) a = b * −c + b * −C(ii) A = −B * (C + D)(iii) (4 * 7 + 1) * 2(iv) a * - (b + c)
10. The register content for an Intel 8086 microprocessor is as follows:CS = 5000H, DS = 6000H, SS = 7000H, SI = 8000H, DI = 9000HBX = 4A1FH, BP = 3000H, AX = 3597H, CX = 19DAH, DX = 8B73HCalculate the physical address of the memory where the operand is stored and thecontents of the memory locations in each of the addresses shown below:a) MOV [BP + 58], AXb) MOV [SI][BX]+2FH, DXc) MOV [DI][SI]+49AH, DX