2. Consider executing the following assembly code in MIPS five stage (IF, ID, EX, ME, WB) pipeline model:Loop: lw $t0, 0($s1)addi $t0,$t0, 1sw $t0, 0($s1)addi $s1, $s1, 4bne $s1, $s2, Loop a. Assume there is only one memory port, data forwarding is not implemented, and branch instruction stalls untilthe end of the WB stage. Complete the following pipeline execution diagram for one iteration. On average, howmany cycles are needed to finish one original iteration if there are infinite numbers of iterations?12 38 9 10 1112 1315lw $t0, 0(Ss1)addi Sto, $t0, 1sw $t0, 0(Ss1)addi Ss1, $s1, 4bne $$1,$s2, Looplw $t0, 0(Ss1)(next iteration)IFIDEX ME WBb. Indicate all data dependences and their types (i.e., RAW, WAR, or WAW).1416 17 18

In this question, you are given a code snippet in MIPS assembly language and asked to complete a…

Answered: 2. Consider executing the following…

2. Consider executing the following assembly code in MIPS five stage (IF, ID, EX, ME, WB) pipeline mod Loop: lw $t0, 0($s1) addi $t0,$t0, 1 sw $t0, 0(Ss1) addi $s1, $s1, 4 bne $s1, $s2, Loop wwww

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

A source register is read during the instruction's execution, while a destination register is written during the instruction's execution. Define which of the following MIPS instructions are source registers and destination registers. Figure 1 add $t1, $t2, $t3add $t1, $t1, $t1addi $t3, $zero, 1000lw $t2, 16($gp)sw $t2, 4($s5)bne $s1, $s2, loop1
The problems below refer to the following sequence of instructions, and assume that it is executed on a 5-stage pipelined data-path: add $t5, $t2, $t1lw $t3, 4($t5)lw $t2, 0($t2)or $t3, $t5, $t3sw $t3, 0($t5) -------------------------------------------------------------------------------------- Identify the instruction type for the sequence of instructions. Identify the dependencies in the sequence of instructions.
Th is exercise is intended to help you understand the relationship between forwarding, hazard detection, and ISA design. Problems in this exercise refer to the following sequence of instructions, and assume that it is executed on a 5-stage pipelined datapath:add r5,r2,r1lw r3,4(r5)lw r2,0(r2)or r3,r5,r3sw r3,0(r5)> If there is no forwarding or hazard detection, insert nops to ensure correct execution.> Repeat above step, but now use nops only when a hazard cannot be avoided by changing or rearranging these instructions. You can assume register R7 can be used to hold temporary values in your modifi ed code.> If the processor has forwarding, but we forgot to implement the hazard detection unit, what happens when this code executes?
Write down the values of destination operands and flags after the execution of each instruction: code 1 mov cx, sub cx, 1 ; (a) CX = ? ZF = ? mov cx, sub cx, 1 ; (b) CX = ? SF = ? mov al, 0FFH add al, 1 ; (c) AL = ? CF = ? mov al, 0 sub al, 1 ; (d) AL = mov al, 7Fh add al, 1 ; (e) AL = ? CF = ? ? OF = ? mov al, -128 neg al ; (f) CF = ? OF = ?
In this question, consider the following C code and its corresponding assembly codes below. switch (x) { case 1: w = y*z; break; case 2: W = y/z; case 3: w += z; break; case 5: case 6: w = z; break; default: w = 2; } 00000000004005e0 : rdx, 8rcx $0x6, &rdi 200614 *0x200ab0 (, &rdi, 8) rsi, rax rdx, rax 2005e0: 2005e3: 2005e7: 2005e9: 2005f0: 2005£3: 2005£7: 2005£8: 2005fb: 2005fd: 200600: 200602: 200607: 20060a: 20060b: 200610: 200613: 200614: 200619: 0x200ab8 0x200ac0 0x200ac8 0x200ad0 mov cmp ja jmpq mov imul retq mov 0x200ad8 0x200ae0 0x200ae8 cqto idiv rsi, rax 8rcx jmp 200607 mov $0x1, Seax add 8rcx, rax retq mov sub retq mov retq Write the results of the command (gdb) x /10xg 0x200aa0 Address Data (in 8-byte chunk in hexadecimal number, put in XX for unknown) 0x200aa0 0x200aa8 0x200ab0 $0x1, Seax rdx, &rax $0x2, Seax
QUESTION 3 a. Briefly explain or comment on the purpose of each line of code in SIC assembly code. LDA ONESTA INDEX ADDLP LDX INDEX LDA ALPHA,X ADD BETA,X STA GAMMA,X LDA INDEX ADD FOUR STA INDEX COMP K300 JLT ADDLP . . . INDEX RESW 1 ONE WORD VARIABLE FOR INDEX . ALPHA RESW 100 BETA RESW 100 GAMMA RESW 100 . ONE WORD CONSTANTSZERO WORD 0 ONE WORD 1 K300 WORD 300 THREE WORD 3 FOUR WORD 4
Question 10 Select the equivalent C function for the following assembler routine: '002: pushl %ebp movl %esp,%ebp movl 8(%ebp),%eax # 8(%ebp) is x testl %eax,%eax jge .L4 addl $15,%eax L4: sarl $4,%eax movl %ebp,%esp popl %ebp ret
1A.What condition needs to be satisfied so that converting from a nonpipelied to a pipelined machine the throughput goes up by ‘N’, where ‘N’ is the number of stages in the pipeline? 1B.Is that practical? If not practical, why?
Write a 8085 assembly language program which will be interrupted by giving a rising signal at RST 7.5 input. The program will copy 512 bytes of data which is stored at memory location starting from 1235H to memory location starting from 9999H. The interrupt signal should, however, be able to introduce a delay of 1 sec. Once the delay finishes, it should then move to the main program. The main program for moving the data is in a loop that reruns the same task repeatedly.
Write an assembly program to perform the following: If sw1(PD0) =A1 If sw2(PD1) =A2 If sw3(PD2) =A3 If sw4(PD3) =A4 If sw5(PD4) =A5 If sw6(PD5) =A6 If sw7(PD6) =A7 If sw8(PD7) =A8 ===> The output of (PORTB) equal (A8' A7' A6' A5' A4 A3 A2 A1) Where: Ax equals 0 or 1. x=1 to 8
Unbalanced pipelined execution takes the same time as non-pipelined execution. Pick one: True/False
computer organization and architecture