Q-10: Assume byte-addressable main memory has address size of 24 bits. For a 2-way-set-associative - mapped cache design, the following bits of the address are used to access the cache. Tag: 13 bits, set: 7 bits and Word: 4 bits (i) What is the cache line size in bytes? (ii) How many entries does the cache have? (iii) What is the ratio between total bits required for such a cache implementation over the data storage bits? Starting from power on, the following byte-addressed cache references are recorded.Addresses: 04 32 64 128 256 512 1024 2014 O 4 32 (iv) How many blocks are replaced?(v) What is the hit ratio? (vi) Show the state of cache memory at the end (the cache lines containing blocks of main memory)

Q-10: Assume byte-addressable main memory has address size of 24 bits. For a 2-way-set-associative - mapped cache design, the following bits of the address are used to access the cache. Tag: 13 bits, set: 7 bits and Word: 4 bits (i) What is the cache line size in bytes? (ii) How many entries does the cache have? (iii) What is the ratio between total bits required for such a cache implementation over the data storage bits? Starting from power on, the following byte-addressed cache references are recorded.Addresses: 04 32 64 128 256 512 1024 2014 O 4 32 (iv) How many blocks are replaced?(v) What is the hit ratio? (vi) Show the state of cache memory at the end (the cache lines containing blocks of main memory)

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

help with part A B AND C.
c) The table below represents 10 lines from a 256 line cache that uses direct mapping with a block size of 4 words. Identify the address of the shaded data (2C16). Line# Word 01 Word 10 Word 11 Tag 110101 Word 00 12 34 56 78 1 010101 54 32 6A D3 2 000111 29 8C ED F3 3 001100 33 A2 2C C8 4 110011 9A ВС D8 FO Major Topic Blooms Score Designation Cache Memory EV 7
For a direct-mapped cache design with 32-bit addresses and 32-bit words (data and instructions). the following bits of the address are used to access the cache: Tag = [31:17], Index = [16:5], Offset = [4:0]. a.) What is the cache block size in 32-bit words. b.) How many blocks does the cache have? c.) What is the size of the cache in kilobytes?
Suppose we have a memory and a 2-way set-associative cache with the following characteristics. Memory is byte addressable. Memory addresses are 16 bits. The cache has 64 lines and each cache line holds 8 bytes of data (a) Show the memory address format. Memory address (b) Given a sequence of four binary memory addresses in the order they are used to reference 0010 1101 1011 0011 memory, indicate whether that reference is a hit or a miss. Assume that the cache is initially empty. You need to show the calculation. 0010 1101 1011 1000 0110 1101 1011 0111 1010 1101 1011 1000
5.b
What are the three fields in a set-associative cache address, and how are they used to access a location in cache?
architecture.
c) The table below represents 10 lines from a 256 line cache that uses direct mapping with a block size of 4 words. Identify the address of the shaded data (8C16). 3 Line# Tag Word 10 Word 11 Word Word 00 01 110101 12 34 56 78 1 010101 54 32 6A D3 2 000111 8C A2 BC 29 ED F3 001100 33 20 C8 FO 110011 9A D8
Suppose a computer using direct mapped cache has 232 bytes of byte-addressable main memory, and a cache size of 512 bytes, and each cache block contains 64 bytes. How many blocks of main memory are there? What is the format of a memory address as seen by cache, i.e. what are the sizes of the tag, block, and offset fields? To which cache block will the memory address 0x13A4498A map?
Computer science homework Please help me with this homework question.
In a Direct Mapped Cache Memory Physical Address format the Cache line offset field size and word offset field size are same (with word size of one Byte). The number of tag bits in the Physical Address format is equal to the number of blocks in Cache Memory. If the Tag field Size is Mega words. 16 bits, the size of the physical Memory is
Assume the address format for a fully-associative cache is as follows: 6 bits 2 bits Tag Offset 8 bits Given the cache directory is as shown in the diagram below, indicate whether the memory reference Ox5E results in a cache hits or a miss. Tag valid Block 000 110110 001 000001 010 000010 011 000101 100 001000 1 101 100010 110 010111 111 110110 O Hit O Miss