list of 32-bit memory address references, given as words: 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253 You are now asked to optimize a cache design for the specified references. There are three directly mapped cache designers possible, all with a total of 8 data words: C1 has 1-word blocks, C2 has 2-word blocks and C3 has 4-word blocks. a) Identify the binary address, tag and index of each of the memory references when using C1, C2 and C3. Tip! Automate the calculations e.g. with Excel or Python and present the results in a table. But also justify why it is the way it is. b) When it comes to miss rate, which cache design is best? c) If the stable time for a miss is 25 cycles, and C1 has an access time of 2 cycles, C2 3 cycles and C3 5 cycles, which is the best cache design?

Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
icon
Related questions
Question
list of 32-bit memory address references, given
as words:
3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253
You are now asked to optimize a cache design
for the specified references. There are three
directly mapped cache designers possible, all
with a total of 8 data words: C1 has 1-word
blocks, C2 has 2-word blocks and C3 has 4-word
blocks.
a) Identify the binary address, tag and index of
each of the memory references when using C1,
C2 and C3. Tip! Automate the calculations e.g.
with Excel or Python and present the results in a
table. But also justify why it is the way it is.
b) When it comes to miss rate, which cache
design is best?
c) If the stable time for a miss is 25 cycles, and
C1 has an access time of 2 cycles, C2 3 cycles
and C3 5 cycles, which is the best cache design?
Transcribed Image Text:list of 32-bit memory address references, given as words: 3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253 You are now asked to optimize a cache design for the specified references. There are three directly mapped cache designers possible, all with a total of 8 data words: C1 has 1-word blocks, C2 has 2-word blocks and C3 has 4-word blocks. a) Identify the binary address, tag and index of each of the memory references when using C1, C2 and C3. Tip! Automate the calculations e.g. with Excel or Python and present the results in a table. But also justify why it is the way it is. b) When it comes to miss rate, which cache design is best? c) If the stable time for a miss is 25 cycles, and C1 has an access time of 2 cycles, C2 3 cycles and C3 5 cycles, which is the best cache design?
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 3 steps

Blurred answer
Recommended textbooks for you
Computer Networking: A Top-Down Approach (7th Edi…
Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON
Computer Organization and Design MIPS Edition, Fi…
Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science
Network+ Guide to Networks (MindTap Course List)
Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning
Concepts of Database Management
Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning
Prelude to Programming
Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education
Sc Business Data Communications and Networking, T…
Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY