Cache Mapping Technique 1. Suppose a computer using direct-mapped cache has 2 bytes of byte=addressable main memory and a cache of 32 blocks, where each cache block contains 16 bytes. a) How many blocks of main memory are there? b) What is the format of a memory address as seen by the cache; that is, what are the sizes of the tag, block, and offset fields? c) To which cache block will the memory address 0x0DB63 map? 2. Suppose a computer using fully associative cache has 2 bytes of byte-addressable main memory and a cache of 128 blocks, where each cache block contains 64 bytes. a) How many blocks of main memory are there? b) What is the format of a memory address as seen by the cache; that is, what are the sizes of the tag and offset fields? c) To which cache block will the memory address 0x01D872 map? 3. A 2-way set-associative cache consists of four sets. Main memory contains 2K blocks of 8 bytes each and byte addressing is used. a) Show the main memory address format that allows us to map addresses from main memory to cache. Be sure to include the fields as well as their sizes. b) Compute the hit ratio for a program that loops three times from addresses 0x8 to 0x33 in main memory. You may leave the hit ratio in terms of a fraction.

Database System Concepts
7th Edition
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Chapter1: Introduction
Section: Chapter Questions
Problem 1PE
icon
Related questions
Question

Cache Mapping Technique

1. Suppose a computer using
direct-mapped cache has 2 bytes of byte=addressable main memory and a cache of
32 blocks, where each cache block contains 16 bytes.

a) How many blocks
of main memory are there?

b) What is the
format of a memory address as seen by the cache; that is, what are the sizes of
the tag, block, and offset fields?

c) To which cache
block will the memory address 0x0DB63 map?


2. Suppose a computer using fully
associative cache has 2 bytes of byte-addressable main memory and a cache of
128 blocks, where each cache block contains 64 bytes.

a) How many blocks
of main memory are there?

b) What is the
format of a memory address as seen by the cache; that is, what are the sizes of
the tag and offset fields?

c) To which cache
block will the memory address 0x01D872 map?


3. A 2-way set-associative cache
consists of four sets. Main memory contains 2K blocks of 8 bytes each and byte addressing
is used.

a) Show the main
memory address format that allows us to map addresses from main memory to
cache. Be sure to include the fields as well as their sizes.

b) Compute the hit
ratio for a program that loops three times from addresses 0x8 to 0x33 in main
memory. You may leave the hit ratio in terms of a fraction.

Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 3 steps with 3 images

Blurred answer
Knowledge Booster
Properties of Different Architectures
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Database System Concepts
Database System Concepts
Computer Science
ISBN:
9780078022159
Author:
Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:
McGraw-Hill Education
Starting Out with Python (4th Edition)
Starting Out with Python (4th Edition)
Computer Science
ISBN:
9780134444321
Author:
Tony Gaddis
Publisher:
PEARSON
Digital Fundamentals (11th Edition)
Digital Fundamentals (11th Edition)
Computer Science
ISBN:
9780132737968
Author:
Thomas L. Floyd
Publisher:
PEARSON
C How to Program (8th Edition)
C How to Program (8th Edition)
Computer Science
ISBN:
9780133976892
Author:
Paul J. Deitel, Harvey Deitel
Publisher:
PEARSON
Database Systems: Design, Implementation, & Manag…
Database Systems: Design, Implementation, & Manag…
Computer Science
ISBN:
9781337627900
Author:
Carlos Coronel, Steven Morris
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Computer Science
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education