A certain processor has a physical address of 36 bits (a byte addressable memory) and a single word consists of 4 bytes = 32 bits. The cache unit is of size 256 Kbytes with line (block) size of 4 words (16 bytes). This cache has a 2-way set associative organization. The processor makes on the average, one instruction fetch and 0.45 data read/write from memory per instruction. For a block size of 4 words the measured miss rate is 1.5%. We want to investigate the possible benefits of increasing the block size to 8 words (32 Bytes). The estimated miss rate (based on simulation) for this larger block size is 1%. The cache miss penalty is equal to (6 cycles + # of words per block). Assuming that the cost of a reference that hits the cache is 1 cycle, what is the average memory access time for the two block sizes and which block size is the better choice based on the AMAT: 4 or 8 (words)? Round your answers to two decimal places.  Assume that the given miss rate is same for both instruction and data.

Database System Concepts
7th Edition
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Chapter1: Introduction
Section: Chapter Questions
Problem 1PE
icon
Related questions
Topic Video
Question

A certain processor has a physical address of 36 bits (a byte addressable memory) and a single word consists of 4 bytes = 32 bits. The cache unit is of size 256 Kbytes with line (block) size of 4 words (16 bytes). This cache has a 2-way set associative organization. The processor makes on the average, one instruction fetch and 0.45 data read/write from memory per instruction. For a block size of 4 words the measured miss rate is 1.5%. We want to investigate the possible benefits of increasing the block size to 8 words (32 Bytes). The estimated miss rate (based on simulation) for this larger block size is 1%. The cache miss penalty is equal to (6 cycles + # of words per block). Assuming that the cost of a reference that hits the cache is 1 cycle, what is the average memory access time for the two block sizes and which block size is the better choice based on the AMAT: 4 or 8 (words)? Round your answers to two decimal places. 

Assume that the given miss rate is same for both instruction and data.

Expert Solution
steps

Step by step

Solved in 4 steps with 6 images

Blurred answer
Knowledge Booster
Instruction Format
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Database System Concepts
Database System Concepts
Computer Science
ISBN:
9780078022159
Author:
Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:
McGraw-Hill Education
Starting Out with Python (4th Edition)
Starting Out with Python (4th Edition)
Computer Science
ISBN:
9780134444321
Author:
Tony Gaddis
Publisher:
PEARSON
Digital Fundamentals (11th Edition)
Digital Fundamentals (11th Edition)
Computer Science
ISBN:
9780132737968
Author:
Thomas L. Floyd
Publisher:
PEARSON
C How to Program (8th Edition)
C How to Program (8th Edition)
Computer Science
ISBN:
9780133976892
Author:
Paul J. Deitel, Harvey Deitel
Publisher:
PEARSON
Database Systems: Design, Implementation, & Manag…
Database Systems: Design, Implementation, & Manag…
Computer Science
ISBN:
9781337627900
Author:
Carlos Coronel, Steven Morris
Publisher:
Cengage Learning
Programmable Logic Controllers
Programmable Logic Controllers
Computer Science
ISBN:
9780073373843
Author:
Frank D. Petruzella
Publisher:
McGraw-Hill Education