A program sees a 4% miss rate on both the Instruction Cache and the Data Cache. Every instruction requires access to the Instruction cache. Only 35% of the instructions require data access from the Data Cache. The miss penalty for either the data or the instruction cache is 100 cycles. Assume the average Clocks per Instruction (CPI) is 2 without any memory stalls (this is a hypothetical machine where if there were no misses on that instruction, it would get executed in 2 clock cycles. We are not worrying about how it is implemented, just, that suppose it was possible). Assume the number of instructions in a program is X.  F3: What is the total run time of the program including the missed cycles dues to data and instruction misses? F4: What is the ratio of the actual run time (from question F3 above) to the fictitious run time if there were no cache misses at all?

Q: For the instruction being executed: add $s1, $s2, $t0 use the following delays for each…

A: Explanation: First, read the registers. and, Instruction access memory. and, Decode and register…

Q: Let us assume we have a CPU which supports both 3-address and 2-address instruction. The length of…

A: 3 address:  Three-address instruction is a format of machine instruction. It has one opcode and…

Q: Suppose you have a RISC machine with a 2.7 GHz clock (i.e., the clock ticks 2.7 billion times per…

A: The answer is

Q: For a computer's instruction set to be orthogonal, it must be able to generate a "backup"…

A: A computer's instruction set is a collection of machine language instructions that the processor can…

Q: 4 Consider a microprocessor that has a block I/O transfer instruction such as that found on the…

A:

Q: , 25% reads and 10% writes, and every other instruction type is 1 cycle. You have a 2-way set…

A: since addresses size supported by the hardware's is 40bit's total size of the main memory is 240…

Q: Assume the miss rate of an instruction cache is 4% and the miss rate of the data cache is 5%. If a…

A: Given the following facts, calculate how much faster a processor would run with a perfect cache that…

Q: a. Calculate the effective length of a memory cycle given a hit ratio of 0.9 and a clocking rate of…

A: Preconditions:  Clock cycle = (Processor frequency)-1                         = (1 / 16.67 ) * 10-6…

Q: The memory access time is 1 nanosecond for a read operation with a hit in cache, 5 nanoseconds for a…

A: Introduction :Introduction:-            Given,                   mamory accross time = 1ns (Read)…

Q: Assume the miss rate of an instruction cache is 2% and the miss rate of the data cache is 4%. If a…

A: GIVEN: Instruction miss rate= 2% Data miss rate= 4% CPI without memory stalls =2 Miss penalty= 100…

Q: On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main…

A: Solution:: a)  Preconditions:   One clock cycle = 60 ns   Given that,   Cache access takes two clock…

Q: The jump instruction (j) allows the execution to start from a new address. Opcode (6 bits) Address…

A: Question from jump instruction. jump(X) means we will jump to Address' X' and start execution from…

Q: SET reg, immed; 3 clock cycles LOAD reg, mem ; 4 clock cycles ADD reg, reg; 3 clock cycles ADD reg,…

A: The answer is

Q: A program sees a 4% miss rate on both the Instruction Cache and the Data Cache. Every instruction…

A: Answer: Our guidelines is answer the first three question from the first question so we will see…

Q: onsider a multilevel computer in which levels are vertically stacked, with the lowest level being…

A: Answer :

Q: Suppose you have a RISC machine with a 2 GHz clock (ie, the clock ticks 2 billion times per second).…

A:

Q: In this case, every instruction gets its own data in a way that is completely separate from how the…

A: Single Instruction Multiple Data (SIMD) seems to be the sort of computer architecture referred to in…

Q: Consider a microprocessor that has a block I/O transfer instruction such as that found on the Z8000.…

A: As per guidelines I can answer only first question. Thank You. Given data:               Its first…

Fundamentals of Input and Output Performance

The I/O subsystem is a component of computer system design that uses buses to assist communication between the Central Processing Unit, Computer Memory/Storage, and Input and Output Devices (that is known as peripheral devices). The I/O subsystem includes disc controllers, tape drives, discs, system buses, and other devices. The I/O database application reads and writes drives using the operating system windows I/O.