A computer with a 32-bit 3.5 gigahertz scalar non- pipelined CPU needs to invert the colors of a 150 KB bitmap image file located in the RAM. To do this, each bit of the image must be complemented (Os are converted to 1s and vice-versa). Assume every instruction undergoes the following stages and each stage uses one CPU clock cycle: Fetch • Decode . Read from memory • Execute • Write to memory Instructions: For this assignment, you must calculate how much time the computer will need to invert the image with a single-core and a dual core CPU. Show and explain your calculations and assumptions in a short paper and answer the following questions: . Will there be any parallel slowdown? Why or why not? Length: 2-3 page explanatory paper

A computer with a 32-bit 3.5 gigahertz scalar non- pipelined CPU needs to invert the colors of a 150 KB bitmap image file located in the RAM. To do this, each bit of the image must be complemented (Os are converted to 1s and vice-versa). Assume every instruction undergoes the following stages and each stage uses one CPU clock cycle: Fetch • Decode . Read from memory • Execute • Write to memory Instructions: For this assignment, you must calculate how much time the computer will need to invert the image with a single-core and a dual core CPU. Show and explain your calculations and assumptions in a short paper and answer the following questions: . Will there be any parallel slowdown? Why or why not? Length: 2-3 page explanatory paper

Name: A computer with a 32-bit 3.5 gigahertz scalar non-pipelined CPU needs
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: A computer with a 32-bit 3.5 gigahertz scalar non-pipelined CPU needs to invert the colors of a 150 KBbitmap image file located in the RAM. To do this, eachbit of the image must be complemented (Os areconverted to 1s and vice-versa).Assume every ins

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: A digital computer has a memory unit with 32 bits per word. The instruction set consists of 110…

Q: Suppose you have a RISC machine with a 2.7 GHz clock (i.e., the clock ticks 2.7 billion times per…

A: The answer is

Q: Logical address converted into linear address using then into physical address on memory using. A is…

A: As per rule, I am entitled to answer the first 3 questions only. Operating System:- The operating…

Q: What happens to the values of the registers at each step when the program in memory is run on the…

A: It is defined as a type of computer memory used to quickly accept, store, and transfer data and…

Q: Treat the registers R1, ..., R7, the program counter PC, and the condition-codes N, z, P as…

A: Answer: 1).IINSTRUCTION :0001010110000111. Hex number :EB 2F3F 6BEF Hex signed 2 complements: 0000…

Q: SET reg, immed; 3 clock cycles LOAD reg, mem ; 4 clock cycles ADD reg, reg; 3 clock cycles ADD reg,…

A: The answer is

Q: LOOP LabelName ; 8 clock cycles Assume that the following code fragment is used to s ;initialize sum…

A: The answer is

Q: A computer employs RAM chips of 512 x 16 and ROM chips of 1024 x 8. The computer system needs 4K…

A: Introduction

Q: Suppose you have a RISC machine with a 2.7 GHz clock (i.e., the clock ticks 2.7 billion times per…

A: The answer is....

Q: Suppose you have a RISC machine with a 2 GHz clock (ie, the clock ticks 2 billion times per second).…

Q: or a microprocessor to operate, let assume that it requires 2MB of RAM and 7MB of ROM. What is the…

A: the minimum number of address lines the microprocessor which support is 1 address line = 2 bytes 2…

Q: Computer Science This question is about paging-based virtual memory A computer has a virtual-momory…

A: In a given computer Virtual - memory size = 250MB Size of Primary Memory = 325 KB = 219 B Page -…

Topic Video

Question

A computer with a 32-bit 3.5 gigahertz scalar non-
pipelined CPU needs to invert the colors of a 150 KB
bitmap image file located in the RAM. To do this, each
bit of the image must be complemented (Os are
converted to 1s and vice-versa).
Assume every instruction undergoes the following
stages and each stage uses one CPU clock cycle:
• Fetch
• Decode
• Read from memory
• Execute
• Write to memory
Instructions:
For this assignment, you must calculate how much
time the computer will need to invert the image with a
single-core and a dual core CPU.
Show and explain your calculations and assumptions in
a short paper and answer the following questions:
• Will there be any parallel slowdown? Why or
why not?
Length: 2-3 page explanatory paper

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1: Introduction

VIEW

Step 2: Explanation

VIEW

Step 3: Single-Core CPU:

VIEW

Step 4: Dual-Core CPU:

VIEW

Solution

VIEW

Trending now

This is a popular solution!

Step by step

Solved in 5 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Write a c++ program to sort the elements in array in descending order. Take the array elements from user with size
Computer Architecture Consider a computer that has a number of registers such that the three registers R0 = 1500R1 = 4500R2 = 1000 Show the effective address of memory and the registers’ contents in each of the following instructions (assume that all numbers are decimal). 1. ADD (R0)+, R2 2. SUBTRACT - (R1), R2 3. MOVE 500(R0), R2 4. LOAD #5000, R2 5. STORE R0, 100(R2)
dont post unnecessary copied content posting multiple times
A microprocessor has an increment memory direct instruction, which adds 1 to the value in a memory location. The instruction has five stages: fetch opcode(four bus clock cycles),fetch operand address (three cycles), fetch operand (three cycles) add 1 to operand (three cycles), and store operand (three cycles). a. By what amount (in percent) will the duration of the instruction increase if we have to insert two bus wait states in each memory read and memory write operation? b. repeat assuming that the increment operation takes 13 cycles instead of 3 cycles
Suppose you have a RISC machine with a 2 GHz clock (e, the clock ticks 2 billion times per second). This particular computer uses an instruction cache, a data cache, an operand fetch unit, and an operand store unit. The instruction set includes simple instructions with the following timings: SET reg, inned; 2 clock cycles LOAD reg. ; 3 clock cycles ADD reg, reg ; 2 clock cycles ADD reg, inned; 1 clock cycles LOOP LabelName; 2 clock cycles Assume that the following code fragment is used to sum the element of a numeric array. initialize sum SET regi, SET reg2, MAX SIZE SET reg), glist ProcessArray: initialize loop counter initialize array pointer LOAD reg4, [reg] regi, reg reg), 4 ADD ADO LOOP ProcessArray fetch current List element podd current List element move array pointer to next element pouto-decrement reg2, jump to more if reg20 If the initialization code has already executed (i.e. the SET instructions have already finished execution) how many array elements can be processed in…
Suppose you have a RISC machine with a 2 GHz clock (e, the clock ticks 2 billion times per second). This particular computer uses an instruction cache, a data cache, an operand fetch unit, and an operand store unit. The instruction set includes simple instructions with the following timings: SET reg, inned; 2 clock cycles LOAD reg. ; 3 clock cycles ADD reg, reg ; 2 clock cycles ADD reg, inned; 1 clock cycles LOOP LabelName; 2 clock cycles Assume that the following code fragment is used to sum the element of a numeric array. initialize sum SET regi, SET reg2, MAX SIZE SET reg), glist ProcessArray: initialize loop counter initialize array pointer LOAD reg4, [reg] regi, reg reg), 4 ADD ADO LOOP ProcessArray fetch current List element podd current List element move array pointer to next element pouto-decrement reg2, jump to more if reg20 If the initialization code has already executed (i.e. the SET instructions have already finished execution) how many array elements can be processed in…
MCU 8051 IDE Assembly language programming.
4. Next Number Which number should come next in this series? 25,24,22,19,15 Pick ONE option 5 10 14 Clear Selection A
Suppose you have a RISC machine with a 2 GHz clock (e, the clock ticks 2 billion times per second). This particular computer uses an instruction cache, a data cache, an operand fetch unit, and an operand store unit. The instruction set includes simple instructions with the following timings: SET reg, inned; 2 clock cycles LOAD reg. ; 3 clock cycles ADD reg, reg ; 2 clock cycles ADD reg, inned; 1 clock cycles LOOP LabelName; 2 clock cycles Assume that the following code fragment is used to sum the element of a numeric array. initialize sum SET regi, SET reg2, MAX SIZE SET reg), glist ProcessArray: initialize loop counter initialize array poleter LOAD reg4, [reg] regi, reg reg), 4 ADD ADO LOOP ProcessArray fetch current List element podd current List element move array pointer to next element pouto-decrement reg2, jump to more if reg20 If the initialization code has already executed (i.e. the SET instructions have already finished execution) how many array elements can be processed in…
dont post copied answer directly downvote
Required reference strings needed for the Execution is given below 1000 AA 1002 AC 1004 DA 1006 CC 1008 1010 1012 65 DE AA 1014 1016 ЕЕ FF Can you map the required program with the virtual memory mapping. Main memory can hold 5K lines ( 1K per line) and cache memory size is 3k.
A Digital computer has a memory unit with 32 bits per word (memory element). The instruction set consists of 260 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. bits. How many bits are needed for the opcode? bits How many bits are left for the address part of the instruction? MBytes What is the maximum allowable size for memory (in MegaBytes) that can be accessed directly?