You have a CPU which contains two processor cores, connected via a bus. Each core has its own 8 row, direct-mapped L1 cache and the two caches are coherent via snoopy cache coherent over the bus, with a write-invalidate mechanism. The block size in the cache is 8 bytes (two words). Core A: Load byte address 63 Core A: Load byte address 57 Core B: Store byte address 63 Core A: Store byte address 63 Core B: Load byte address 102 Core A: Load byte address 121 Core A: Load byte address 57 For each access from the list above, please indicate whether the access would be a hit, a compulsory miss, a conflict miss, a capacity miss, or a coherence miss. Before the sequence begins, both caches are empty. First access (Core A address 63): Second access (Core A address 57): Third access (Core B address 63): Fourth access (Core A address 63): Fifth access (Core B address 102): Sixth access (Core A address 121): Seventh access (Core A address 57):
You have a CPU which contains two processor cores, connected via a bus. Each core has its own 8 row, direct-mapped L1 cache and the two caches are coherent via snoopy cache coherent over the bus, with a write-invalidate
Core A: Load byte address 63
Core A: Load byte address 57
Core B: Store byte address 63
Core A: Store byte address 63
Core B: Load byte address 102
Core A: Load byte address 121
Core A: Load byte address 57
For each access from the list above, please indicate whether the access would be a hit, a compulsory miss, a conflict miss, a capacity miss, or a coherence miss. Before the sequence begins, both caches are empty.
First access (Core A address 63):
Second access (Core A address 57):
Third access (Core B address 63):
Fourth access (Core A address 63):
Fifth access (Core B address 102):
Sixth access (Core A address 121):
Seventh access (Core A address 57):
Trending now
This is a popular solution!
Step by step
Solved in 1 steps
