Lab 4

pdf

School

University of Cincinnati, Main Campus *

*We aren’t endorsed by this school

Course

2060C

Subject

Electrical Engineering

Date

Apr 3, 2024

Type

pdf

Pages

9

Uploaded by reed0000

Report
Lab 04: Vivado Installation and Practices for Verilog Reed Doneghy, doneghrm, M14914110 Aaron Linneman, linnemac, M14557088 02/20/24 Tuesday Lab 001 Group 6 Requirement Specifications
This lab was used to install Verilog and Vivado and implement a simple module. Then verify the circuit function by checking the input-output waveform graph. Verify and look at the schematic of the code and verify if it is correct.
Here is a picture of the corrected code that was run. We needed to add a semi-colon instead of a colon.
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
  • Access to all documents
  • Unlimited textbook solutions
  • 24/7 expert homework help
Circuit Diagram: Picture of the circuit from the code
Waveforms: Here is the wave form graph from the code
Test Patterns Here is our test patterns from the code
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
  • Access to all documents
  • Unlimited textbook solutions
  • 24/7 expert homework help
TA signature
Common Questions What is the utilization of your components (i.e., total number of used gates divided by the number of IC components? Can you think of any way(s) you could improve the component utilization? a. The total number of components used is 3 and the number of gates used is 3 which gives us a utilization rate of 1. Since this is a simulation, this is the best rate that we could get. How many test vectors were required to assure correctness of the circuit? a. There are 3 inputs with 2^3 possibilities. We ran the simulation which showed the correctness of the circuit What is the longest circuit delay in terms of “gate delays”? a. The longest gate delay is 2 gates. That is from either the invert to the OR gate or from the AND gate to the OR gate. Define in detail the contribution of each team member to the accomplishment of the project for each phase (i.e., Pre-lab, In-Lab, and Post-Lab). The idea is that over the semester all team members share equally in all aspects of the laboratory activity (requirements, design, simulation, test, implementation, and report writing). a. Reed did and Aaron did the prelab together and installed vivado and Verilog. Reed did the lab on his computer, fixed the code and opened all the simulations. Aaron added the photos, added descriptions, and helped with the common questions. Reed did the common questions and added some picture descriptions. Total Time: 30 minutes
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
  • Access to all documents
  • Unlimited textbook solutions
  • 24/7 expert homework help