QUESTION 2The main focus of the intel 17 processor is improved performance. Which of the following cache write policies would provide the best performance for the i7 processor:Witte throughOwe-through with bufferO Wille-backO None of the aboveQUESTION 3What is the clock frequency for a MIPS processor with a 5-cycle pipelined datapath using a clock period of Sus?O5GHzⒸ200 K0 1GHz- 1 MHZ5 MHz

Answer for both mcqs with explanation given below

QUESTION 2 The main boue of the indal 7 processor is improved performance. Which of the following cache write policies would provide the best performance for the i7 processor: O Wi-though with buffer O Wille-back O None of the above QUESTION 3 What is the clock frequency for a MIPS processor with a 5-cycle pipelined datapath using a dock period of Sus?

QUESTION 2 The main boue of the indal 7 processor is improved performance. Which of the following cache write policies would provide the best performance for the i7 processor: O Wi-though with buffer O Wille-back O None of the above QUESTION 3 What is the clock frequency for a MIPS processor with a 5-cycle pipelined datapath using a dock period of Sus?

Fundamentals of Information Systems

8th Edition

ISBN:9781305082168

Author:Ralph Stair, George Reynolds

Publisher:Ralph Stair, George Reynolds

Chapter2: Hardware And Software

Section: Chapter Questions

Problem 2SAT

See similar textbooks

Similar questions

If a microprocessor has a cycle time of 0.5 nanoseconds, what’s the processor clock rate? If the fetch cycle is 40% of the processor cycle time, what memory access speed is required to implement load operations with zero wait states and load operations with two wait states?
Microprocessors 8086
On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main memory over the bus to the processor takes three clock cycles in the case of no wait state insertion; the data are delivered to the processor in parallel with delivery to the cache. a. Calculate the effective length of a memory cycle given a hit ratio of 0.9 and a clocking rate of 16.67 MHz. b. Repeat the calculations assuming insertion of two wait states of one cycle each per memory cycle. What conclusion can you draw from the results?
Question possible (graded, results hidden) Intel 80386SX uses 24-bit address bus. What should be the range of memory locations it can access? 000000H-FFFFFFH 000001H-FFFFFFH 0000000H-FFFFFFH| 0000001H-FFFFFH| 00000000H-FFFFFFH 00000001H-FFFFFFH
Carider the data path below for a single cyde 32-bits MIPS processor Amume that we are ecuing the folowing instruction ADD $2, S3, Suo What is the value of the element pointed by awrow number 1 by in hexadecimal? Note that the PC and the content of registers SID and S1 are found in bottom left of the fgre below Address Content OK000016EC ON0000ABOD Data Memory OX000016FO ON0OA01245 OX000016F4 Ox00001A42 MentaFlagy Conte Ox000171C ON00OB124F Ox0001720 Ox00021345 Fead Ox0001724 OX000067AB ALU Ox0001734 OX0000AB35 meory Ox0001738 ONO000FA72 Ox000174C ON0000ABOC $s0 = OX0000AFO0 $s2 = OX00000OBA $s3 = Ox00000001 Register File and PC PC = OX000FAC04 (Before executing ADD) li li
As a computing expect, your expertise is required to evaluate the potential performance of two new processors, each implementing a different ISA. The evaluation is based on its performance on a particular benchmark. On the processor implementing ISA A, the best compiled code for this benchmark performs at the rate of 12 IPC. That processor has a 660 MHz clock. On the processor implementing ISA B, the best compiled code for this benchmark performs at the rate of 4 IPC. That processor has a 800 MHz clock. a) What is the performance in MIPS (millions of instruction per sec) of the processor implementing ISA A? b) What is the performance in MIPS (millions of instructions per sec) of the processor implementing ISA B? c) Which is the higher performance processor? d) Explain your answer in c) above
domt dont answer very strict warning
Consider the following MIPS instruction: lw $t1, 4($t2) What is the ALUSrc control signal value: top or bottom? What is the MemtoReg control signal value: top or bottom? What is the PCSrc control signal value: top or bottom?
The register content for an Intel 8086 microprocessor is as follows:CS = 1000H, DS = 2000H, SS = 5000H, SI = 2000H, DI = 4000HBX = 6783H, BP = 7000H, AX = 29FFH, CX = 8793H, DX = A297HCalculate the physical address of the memory where the operand is stored and the contents of the memory locations in each of the addresses shown below: a) MOV [SI], ALb) MOV [DI+6H], BXc) MOV [SI+BX–11], AXd) MOV [DI][BX]+28H, CXe) MOV [BP][SI]+17, DX
The following sequence of instructions will execute on the 5-stage pipelined MIPS datapath: I-MEM Address Instruction OXAO L1: slt $t4, $t0, $t1 OXA4 beq $t4, $1, L2 OXA8 slt $14, $t0, $t2 OXAC beq $t4, $1, L2 OXBO slt $t4, $t0, $t3 ОхВ4 beq $t4, $1, L2 OXB8 j L3 OXBC L2: addi $t0, $t0, 5 OXCO j L1 ОХC4 L3: List data dependencies for the entire code (i.e. a->b would mean instruction b is dependent on instruction a ): Which data dependencies are hazards? How many clock cycles does it take to execute the entire code for a normal pipelined processor? (i.e. all 5 stages of the last instruction have been completed) How many clock cycles will it take for a 2-issue in-order superscalar pipelined processor to execute the entire code?
Match segment and offsetregisters and determine their correspondingactual memory location addressed of the following real mode 80286 segment registers given below. Segment Register Effective Address 1. CS = 2010H 2. DS = 2100OH 3. ES = AB80H 4. SS = 1234H 5. DS = B20FH When: a. DI = 2000H d. IP = ABCDH b. BX = 100AH e. BP = 12FFH c. SP = 3A00H Type the address in uppercase. Do not forget to append H to each addresses. 1. EA: 2. EA: 3. EA: 4. EA:
How can I compute sum of each of the component latencies for each instruction? Question 1: This is a three-part question about critical path calculation. Consider a simple single-cycle implementation of LEGv8 ISA. The operation times for the major functional components for this machine are as follows: Component Latency ALU 90 ps Add 70 ps ALU Control Unit 30 ps Shifter 20 ps Control Unit/ROM 50 ps Sign/zero extender 20 ps 2-1 MUX 20 ps Memory (read/write) (instruction or data) 140 ps PC Register (read action) 20 ps PC Register (write action) 20 ps Register file (read action) 80 ps Register file (write action) 60 ps Logic (1 or more levels of gates) 10 ps Below is a copy of the LEGv8 single-cycle data path design. In this implementation the clock cycle is determined by the longest possible path in the machine. The critical paths for the different instruction types that need to be considered are:…