(b) Consider a system with multiple level memory as in Table Q520. Table Q52 (i) (ii) Component Cache Hit Rate Cache Hit Time Off Chip Cache Hit Rate Off Chip Cache Hit Time Main Memory Hit Rate Main Memory Hit Time Main Memory Miss Penalty Value 90% 5 ns 96% 10 ns 99.8% 60 ns 10 000 ns Calculate the Global Miss Rate for this system. Assume that the size of the Off Chip Cache is increased in a way that the Global Miss Rate is reduced up to 20%. Calculate the new value for Global Miss Rate and Global Hit Rate.

(b) Consider a system with multiple level memory as in Table Q520. Table Q52 (i) (ii) Component Cache Hit Rate Cache Hit Time Off Chip Cache Hit Rate Off Chip Cache Hit Time Main Memory Hit Rate Main Memory Hit Time Main Memory Miss Penalty Value 90% 5 ns 96% 10 ns 99.8% 60 ns 10 000 ns Calculate the Global Miss Rate for this system. Assume that the size of the Off Chip Cache is increased in a way that the Global Miss Rate is reduced up to 20%. Calculate the new value for Global Miss Rate and Global Hit Rate.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Given a system with separate instruction and data caches, suppose the frequency of data operations is 0.31. Given a HitTime of 1ns for each cache and a miss penalty of 50ns for each cache, calculate the average memory access time (in nsec). Assume that the miss rate for the data cache is 0.08 and the miss rate for the instruction cache is 0.04.Round your answer to two decimal places
I was priviledged to have one of the 200 invitation cards printed for a wedding ceremony, when I reached the hotel I found two doors written 1 . bride relatives 2. Groom relatives I entered the one written groom relatives and found two more doors 1 . ladies 2. men I went through the one for men only to find two more doors 1 . people with gifts 2. people without gift I went through the one written people without gifts and found myself outside the hotel through the back door at the door it was written "So in this time of hard economy you want to just come, eat and drink without any gift, no way" Guests with gifts were warmly welcome Write an algorithm and flowchart for the expression above.
I need the answer as soon as possible
For a computer with 56-bit physical addresses and a 8-way set associative cache of 64 KB where each cache line has the capacity of holding 32 words. Assume the word size is 3 and the architecture is byte-addressable. Answer the questions below: a.How many bits are needed for tag, index, word offset, and byte offs. Show your derivations and assumptions. b.What are the start and end physical addresses, in hex as discussed in class, for cache line 300? Cache line count starts from 0. c.What is the total size, in KB, of this cache? d.What is the tag value, in hex, of address 0xABCDEF98765432?
I need calculation must for this question Need correct answer with calculation
(b) Consider a system with multiple level memory as in Table Q52 Table Q52'-. (i) (ii) Value 90 % 5 ns 96% Component Cache Hit Rate Cache Hit Time Off Chip Cache Hit Rate Off Chip Cache Hit Time Main Memory Hit Rate Main Memory Hit Time Main Memory Miss Penalty Calculate the Average Memory Access Time for this system. 10 ns 99.8% 60 ns 10 000 ns Calculate the Global Miss Rate for this system.
8
Access time 1 nanosecond L1-Cache 32 KB 32B Main Cache K 256 KB CPU memury 8 GB LI D-Cache 32B 32 KB Access time: I nanosecond Access time: 4 ranosecond Access time: 100 nanosecond Figure 1 Figure 1 illustrates a Pentium processor memory hierarchy. The Pentium processor features two caches, L1 and L2. Both caches use a 32-byte block size. L1 is located next to the CPU, whereas L2 is located between the processor and the main memory. Similar to other types of processors, the L1 cache is really two caches. The Pentium divides the L1 cache into a cache for instructions (called the I-cache) and a cache for data (called the D-coche). Rajah 1 menunjukkan hirarki ingatan Pentium pemproses. Permproses PentiLTm mempunyai dua cache, Li dan L2. Kedua-dua coche menggunakan saiz blok 32-bait. Li terletak di sebelah CPU, manakala L2 terletak di antara pemproses dan ingatan utama. Sama seperti jenis pemproses lain, cache L1 sebenarnya terdiri dari dua cache. Pentium membahagikan cache Li kepada cache…
Consider a computer with the following characteristics: total of 4 Mbyte of main memory; word size of 1 byte; block size of 8 bytes; and cache size of 32 Kbytes. For the main memory address of 3BBCAE, give the corresponding tag and offset value for a fully-associative cache in HEX. You have to show your solution steps.
Q4 consider a computer with the following characteristics: total of 4 MB of a byte-addressable- main memory; block size of 64 bytes; and cache size of 256 kB. O a. For the main memory addresses of D0005, 512C7, and 7BAAA, give the O corresponding tag, cache line address, and word offsets for a direct-mapped cache. b. Give any two main memory addresses with different tags that map to the same cache slot for a direct-mapped cache.
Consider a process with 4GB logical memory, 4KB page size, and a page table whose entry is 4B each. The page table of this process will be placed in one of the cache memories to increase performance. The size of L1, L2, and L3 caches are 64KB, 256KB, and 8MB, respectively. Investigate which cache memory can we use to fully place the page table.
Please do a,b,c,d, and e Consider a machine with a byte addressable main memory of Bytes and block size of 8 Bytes. Assume that a direct mapped cache consisting of 32 lines is used with this machine. a.How is a 16-bit memory address divided into tag, line number, and byte number? b.Into what line would Bytes with of the following address be stored? 0001- 0001- 0001- 1011 1100- 0011- 0011- 0100 1101- 0000- 0001- 1101 1010- 1010- 1010- 1010 c.Suppose the byte with address 0001 1010 0001 1010 is stored in the cache. What are the addresses of the other bytes stored along with it? d.How many total bytes of memory can be stored in the cache? e.Why is the tag also stored in the cache?