(b)Consider a system with multiple level memory as in Table Q52Table Q52'-.(i)(ii)Value90 %5 ns96%ComponentCache Hit RateCache Hit TimeOff Chip Cache Hit RateOff Chip Cache Hit TimeMain Memory Hit RateMain Memory Hit TimeMain Memory Miss PenaltyCalculate the Average Memory Access Time for this system.10 ns99.8%60 ns10 000 nsCalculate the Global Miss Rate for this system.

(b) Consider a system with multiple level memory as in Table Q52 Table Q52 (i) (ii) Component Cache Hit Rate Cache Hit Time Off Chip Cache Hit Rate Off Chip Cache Hit Time Value 90% 5 ns 96% 10 ns Main Memory Hit Rate 99.8% 60 ns Main Memory Hit Time Main Memory Miss Penalty 10 000 ns Calculate the Average Memory Access Time for this system. Calculate the Global Miss Rate for this system.

(b) Consider a system with multiple level memory as in Table Q52 Table Q52 (i) (ii) Component Cache Hit Rate Cache Hit Time Off Chip Cache Hit Rate Off Chip Cache Hit Time Value 90% 5 ns 96% 10 ns Main Memory Hit Rate 99.8% 60 ns Main Memory Hit Time Main Memory Miss Penalty 10 000 ns Calculate the Average Memory Access Time for this system. Calculate the Global Miss Rate for this system.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Given a system with separate instruction and data caches, suppose the frequency of data operations is 0.31. Given a HitTime of 1ns for each cache and a miss penalty of 50ns for each cache, calculate the average memory access time (in nsec). Assume that the miss rate for the data cache is 0.08 and the miss rate for the instruction cache is 0.04.Round your answer to two decimal places
Consider a word addressable system. The main memory is of size 2 MB and direct-mapped cache containing 1024 lines. The size of block is 16 bytes while each word consists of 2 bytes. What is the tag for memory address (AF9CB)H?
Consider a virtual memory system with the following characteristics for accessing memory: 1 nanosecond for a read operation with a hit in cache 5 nanoseconds for a read operation with a miss in cache 2 nanoseconds for a write operation with a hit in cache 10 nanoseconds for a write operation with a miss in cache The cache hit ratio is 0.9 If a sequence of instructions were executed: 100 instruction fetch operations, 60 memory operand read operations, and 40 memory operand write operations, what would be the average memory access time (in nanoseconds) in executing the sequence of instructions:
For a computer with 56-bit physical addresses and a 8-way set associative cache of 64 KB where each cache line has the capacity of holding 32 words. Assume the word size is 3 and the architecture is byte-addressable. Answer the questions below: a.How many bits are needed for tag, index, word offset, and byte offs. Show your derivations and assumptions. b.What are the start and end physical addresses, in hex as discussed in class, for cache line 300? Cache line count starts from 0. c.What is the total size, in KB, of this cache? d.What is the tag value, in hex, of address 0xABCDEF98765432?
8
Access time 1 nanosecond L1-Cache 32 KB 32B Main Cache K 256 KB CPU memury 8 GB LI D-Cache 32B 32 KB Access time: I nanosecond Access time: 4 ranosecond Access time: 100 nanosecond Figure 1 Figure 1 illustrates a Pentium processor memory hierarchy. The Pentium processor features two caches, L1 and L2. Both caches use a 32-byte block size. L1 is located next to the CPU, whereas L2 is located between the processor and the main memory. Similar to other types of processors, the L1 cache is really two caches. The Pentium divides the L1 cache into a cache for instructions (called the I-cache) and a cache for data (called the D-coche). Rajah 1 menunjukkan hirarki ingatan Pentium pemproses. Permproses PentiLTm mempunyai dua cache, Li dan L2. Kedua-dua coche menggunakan saiz blok 32-bait. Li terletak di sebelah CPU, manakala L2 terletak di antara pemproses dan ingatan utama. Sama seperti jenis pemproses lain, cache L1 sebenarnya terdiri dari dua cache. Pentium membahagikan cache Li kepada cache…
What is the Effective memory access time for a machine with a cache hit rate of 90%, where the cache access time is 20ns and the memory access time is 200ns?
Please solve quickly, computer architecture material, we look at 6 points and in two ways