A computer system contains a main memory of 32KB. It also has a 4KB cache divided into four- lines/set with 64B per line. Assume that the cache is initially empty. The processor fetches words from locations 0, 1, 2, . .., 4351 in that order. It then repeats this fetch sequence nine more times. The cache is 10 times faster than main memory. Estimate the improvement resulting from the use of the cache. Assume an LRU policy for block replacement. Show the state of cache at the end. • .)

A computer system contains a main memory of 32KB. It also has a 4KB cache divided into four- lines/set with 64B per line. Assume that the cache is initially empty. The processor fetches words from locations 0, 1, 2, . .., 4351 in that order. It then repeats this fetch sequence nine more times. The cache is 10 times faster than main memory. Estimate the improvement resulting from the use of the cache. Assume an LRU policy for block replacement. Show the state of cache at the end. • .)

Computer Networking: A Top-Down Approach (7th Edition)

7th Edition

ISBN:9780133594140

Author:James Kurose, Keith Ross

Publisher:James Kurose, Keith Ross

Chapter1: Computer Networks And The Internet

Section: Chapter Questions

Problem R1RQ: What is the difference between a host and an end system? List several different types of end...

See similar textbooks

Related questions

Q: Assume a program has 20% store and load. When we run this program in a computer, we observe that L1…

A: given information:- store and load instruction = 20% L1 hit rate = 98% L1 data hit rate = 96%…

Q: 32 bytes of memory. 16 bytes of set-associative cache, where blocks can go anywhere within the set.…

A: Computer system memory that are used to store or the data or the program with the sequences of the…

Q: Suppose a computer using direct mapped cache has 4M byte of byte-addressable main memory, and a…

A: Computer memory is a device that stores data and allows us to retrieve it when needed. Primary…

Q: , 25% reads and 10% writes, and every other instruction type is 1 cycle. You have a 2-way set…

A: since addresses size supported by the hardware's is 40bit's total size of the main memory is 240…

Q: A program sees a 4% miss rate on both the Instruction Cache and the Data Cache. Every instruction…

A: Answer: Our guidelines is answer the first three question from the first question so we will see…

Q: Cache memory seems unnecessary given the temporary nature of RAM (Random Access Memory). Could we…

A: INTRODUCTION: A cache is a piece of hardware or software that temporarily stores data to fulfill…

Q: Q1) Consider a machine with a byte addressable main memory of 2 bytes and block size of 4 bytes.…

A: Solution: Q. How is a 12-bit memory address divided into tags? line number. and byte number? A.…

Q: mputer has a 16 bit address space A[15:0]. If all addresses having bits A[15:13]=111 are reserved…

A: Given : A computer has a 16 bit address space A[15:0]. If all addresses having bits A[15:13]=111 are…

Q: I have a little bit problem with my late quiz for computer architecture, I get the answer from my…

A: Following information has been given: Main memory size = 4 Gbytes(GB) = 210x 210x 210x 22 bytes…

Q: Suppose we have the following parameters on a two level cache system (L1 is closer to CPU). L1…

A: To determine the CPI (Cycles Per Instruction) due to the cache system, we first need to determine…

Q: Suppose you have a processor with a base CPI 1.0, assuming all references hit in the primary cache…

A: In computer architecture, understanding the effective CPI (Cycles Per Instruction) is crucial for…

Q: Suppose you have a processor with a base CPI 1.0, assuming all references hit in the primary cache…

A: a) What is the effective CPI?b) What will be the effective CPI if we add a new cache (L3) that has…

Q: The Intel80486 has on-chip, unified cache. It contains 8Kbytes and has a four way set associative…

A: To understand the details of the address format for the Intel 80486's on-chip unified cache, let's…

Q: Consider a microprocessor that has a block I/O transfer instruction such as that found on the Z8000.…

A: As per guidelines I can answer only first question. Thank You. Given data: Its first…

Q: Suppose you have a processor with a base CPI of 1.0, and two caches (L1 and L2). You have the…

Question

A computer system contains a main memory of
32KB. It also has a 4KB cache divided into four-
lines/set with 64B per line. Assume that the
cache is initially empty. The processor fetches
words from locations 0, 1, 2,..., 4351 in that order.
It then repeats this fetch sequence nine
more times. The cache is 10 times faster than main
memory. Estimate the improvement resulting from
the use of the cache. Assume an LRU
policy for block replacement. Show the state of
cache at the end.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

This is a popular solution!

SEE SOLUTION Check out a sample Q&A here

Step 1

Step 2

Step 3

Step 4

Trending now

This is a popular solution!

Step by step

Solved in 4 steps

SEE SOLUTION Check out a sample Q&A here

Similar questions

A computer with a 32-bit 3.5 gigahertz scalar non- pipelined CPU needs to invert the colors of a 150 KB bitmap image file located in the RAM. To do this, each bit of the image must be complemented (Os are converted to 1s and vice-versa). Assume every instruction undergoes the following stages and each stage uses one CPU clock cycle: • Fetch • Decode • Read from memory • Execute • Write to memory Instructions: For this assignment, you must calculate how much time the computer will need to invert the image with a single-core and a dual core CPU. Show and explain your calculations and assumptions in a short paper and answer the following questions: • Will there be any parallel slowdown? Why or why not? Length: 2-3 page explanatory paper
The rationale behind the inclusion of cache memory in computer systems is not clear to me, given that transistors are utilised in the construction of both random access memory (RAM) and read-only memory (ROM).Temporary storage can be conceptualised as a transiently available form of RAM (random access memory). Can one envision a computing device that solely relies on a single type of memory?
Suppose we have a processor with a base CPI of 2.0 assuming all references hit in the pnmary cache and a clock rate of 1000 MHz. The main memory access time is 100 ns. Suppose the miss rate per instruction is 5%. What is the revised CPI? How much taster will the machine run it we put a secondary cache (with 20-ns access time) that reduces the miss rate to memory to 2%
QUESTION 2 Suppose a computer using direct mapped cache is using 216 (64K) bytes of byte-addressable main memory, and a cache size of 4096 bytes, where each cache block contains 256 bytes. a) How many blocks of main memory are there? b) What is the format of a memory address as seen by cache, i.e. what are the length of the tag, block, and offset fields? c) Given memory address 2B9D (in hexadecimal format), which block in the cache will be searched? (What is that block's id?)