3-Virtual memory use a page table to track the mapping of virtual address tophysical addresses. The following data constitutes a stream of virtual addressesas seen on a system. Assume 4KİB pages, a 4-entry fully associative TLB, andtrue LRU replacement. If pages must be brought in from disk, multiply the nextlargest page number by two.12067,12060, 10740, 35522, 4222, 2428, 10744, 2444,4451Page TableValidPhysical PageNumber|DiskDisk116.TLBValid Tag Physical page numberLRU11Disk201042Disk6Disk15311111278.DiskDisk#LRU as 3 belongs the oldest record in TLBDiskDisk12Disk11014a. Given the address stream shown, the initial TLB and page table states provid-ed above, show the final state of the system. Also list for each reference if it isa hit in the TLB, a hit in the page table, or a page fault.b. Repeat a, but this time use 2 KIB pages instead of 4KİB pages. What wouldbe some of the advantages of having a smaller page size? What are some ofdisadvantages?O12 3

Since each page is 4KiB = 212Bytes, the lower 12 bits of the address is the page offset and ignored…

3-Virtual memory use a page table to track the mapping of virtual address to physical addresses. The following data constitutes a stream of virtual addresses as seen on a system. Assume 4KİB pages, a 4-entry fully associative TLB, and true LRU replacement. If pages must be brought in from disk, multiply the next largest page number by two. 12067,12060, 10740, 35522, 4222, 2428, 10744, 2444,4451 Page Table Physical Page Number Disk Disk Valid 6 TLB 1 Valid Tag Physical page number LRU 1 11 Disk 20 10 1 4 1 2 5 Disk 1 3 6 Disk 15 12 7 1 1 Disk |Disk Disk Disk #LRU as 3 belongs the oldest record in TLB 1 Disk 10 14 a. Given the address stream shown, the initial TLB and page table states provid- ed above, show the final state of the system. Also list for each reference if it is a hit in the TLB, a hit in the page table, or a page fault. b. Repeat a, but this time use 2 KiB pages instead of 4KIB pages. What would be some of the advantages of having a smaller page size? What are some of disadvantages? O123 11

3-Virtual memory use a page table to track the mapping of virtual address to physical addresses. The following data constitutes a stream of virtual addresses as seen on a system. Assume 4KİB pages, a 4-entry fully associative TLB, and true LRU replacement. If pages must be brought in from disk, multiply the next largest page number by two. 12067,12060, 10740, 35522, 4222, 2428, 10744, 2444,4451 Page Table Physical Page Number Disk Disk Valid 6 TLB 1 Valid Tag Physical page number LRU 1 11 Disk 20 10 1 4 1 2 5 Disk 1 3 6 Disk 15 12 7 1 1 Disk |Disk Disk Disk #LRU as 3 belongs the oldest record in TLB 1 Disk 10 14 a. Given the address stream shown, the initial TLB and page table states provid- ed above, show the final state of the system. Also list for each reference if it is a hit in the TLB, a hit in the page table, or a page fault. b. Repeat a, but this time use 2 KiB pages instead of 4KIB pages. What would be some of the advantages of having a smaller page size? What are some of disadvantages? O123 11

Computer Networking: A Top-Down Approach (7th Edition)

7th Edition

ISBN:9780133594140

Author:James Kurose, Keith Ross

Publisher:James Kurose, Keith Ross

Chapter1: Computer Networks And The Internet

Section: Chapter Questions

Problem R1RQ: What is the difference between a host and an end system? List several different types of end...

See similar textbooks

Similar questions

Question 19
consider someone is using direct-mapped cache memory, each external memory address maps to what? a specific cache memory location one of many different cache memory locations a unique cache memory location, not shared with other external addresses a randomly-selected cache memory location
Problem 0. The following table gives some of the parameters for a number of different hardware caches. Fill in the table with the values of the missing parameters. Recall that m is the number of physical address bits, C is the cache size in bytes, B is the block size in bytes, E is the associativity, i.e., lines per set, S is the number of sets, t is the number of tag bits, s is the number of set index bits, and b is the number of block offset bits. Cache m 48 32030 (b) 48 32 24 24 C B E 16384 32 16 32768 64 65536 128 512 32 1024 8 8 4 14 1 4 S b S t
Q e
Suppose a byte-addressable computer using set-associative cache has 216 bytes of main memory and a cache of 32 blocks, and each cache block contains 8 bytes.Q.) If this cache is 2-way set associative, what is the format of a memory address as seen by the cache; that is, what are the sizes of the tag, set, and offset fields?
Suppose a computer using fully associative cache has 224 words of main memory and a cache of 512 blocks, where each cache block contains 16 words. How many blocks of main memory are there? What is the format of a memory address as seen by the cache, i.e., what are the sizes of the tag and offset fields? To which cache block will the memory reference 17042416 map?
Suppose a computer using direct mapped cache has 236 bytes of byte-addressable main memory and a cache size of 1024 bytes, and each cache block contains 64 bytes. ⦁ How many blocks of main memory are there? ⦁ What is the format of a memory address as seen by cache, i.e., what are the sizes of the tag, block, and offset fields? ⦁ To which cache block will the memory address 0x13A4576B map?
Suppose a byte-addressable computer using set associative cache has 8M byes of main memory and a cache of 128 blocks, where each cache block contains 64 bytes. a) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and offset fields? b) If this cache is 16-way set associative, what is the format of a memory address as seen by the cache
5. suppose a computer using fully associative cache has 224 bytes of byte-addressable main memory and a cache of 128 blocks, where each cache block contains 64 bytes. a) how many blocks of main memory are there? b) what is the format of a memory address as seen by the cache ; that is, what are the size of the tag and offset field. c) To which cache block will the memory address 0x01D872 map?
Please help me with this computer architecture homework
Suppose a byte-addressable computer using set associative cache has 2^24 bytes of main memory and a cache size of 64K bytes, and each cache block contains 32 bytes. a) If this cache is 2-way set associative, what is the format of a memory address as seen by the cache, that is, what are the sizes of the tag, set, and offset fields? b) If this cache is 4-way set associative, what is the format of a memory address as seen by the cache?
Fill in blank Suppose that linear page table is used where the memory addresses are 12-bit binary numbers and the page size is 256 bytes. If a virtual address in binary format is 101000011100, then the VPN (virtual page number) in binary format will be ---------