Processing stages: The processing of an instruction has number of operations. The operations are organized into particular sequence of stages. It attempts to follow a uniform sequence for all instructions. The description of stages are shown below: Fetch: It uses program counter “PC” as memory address to read instruction bytes from memory. The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction. It fetches “valC” that denotes an 8-byte constant. It computes “valP” that denotes value of “PC” plus length of fetched instruction. Decode: The register file is been read with two operands. It gives values “valA” and “valB” for operands. It reads registers with instruction fields “rA” and “rB”. Execute: In this stage the ALU either performs required operation or increments and decrements stack pointer. The resulting value is termed as “valE”. The condition codes are evaluated and destination register is updated based on condition. It determines whether branch to be utilized in a jump instruction. Memory: The memory has data written into it or read operation is done from memory. The value that is read is determined as “valM”. Write back: The results are been written to register file. It can write up to two results. PC update: The program counter “PC” denotes memory address to read bytes of instruction from memory. It is used to set next instruction’s address. Combinational circuits and HCL expressions: The computational blocks are been constructed by accumulating several logic gates into network. The restrictions are been shown below: Each of input for logic gate should be connected to any one shown below: One of system inputs, that is identified as primary inputs. Output connection for some element in memory. Output of some logic gate. Outputs obtained from more than two logic gates could not be linked together. The wire would be driven to different voltages. It can cause malfunction in circuit. The network should not contain cycles. The loops in circuit can cause ambiguity in function computed by network. The “HCL” denotes a hardware control language that is used for describing control logic of different processor designs.

Question

Want to see the full answer?

Answer 1

Question

Chapter 4.3, Problem 4.25PP

Program Plan Intro

Processing stages:

The processing of an instruction has number of operations.

The operations are organized into particular sequence of stages.

It attempts to follow a uniform sequence for all instructions.

The description of stages are shown below:

Fetch:

It uses program counter “PC” as memory address to read instruction bytes from memory.

The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction.

It fetches “valC” that denotes an 8-byte constant.

It computes “valP” that denotes value of “PC” plus length of fetched instruction.

Decode:

The register file is been read with two operands.

It gives values “valA” and “valB” for operands.

It reads registers with instruction fields “rA” and “rB”.

Execute:

In this stage the ALU either performs required operation or increments and decrements stack pointer.

The resulting value is termed as “valE”.

The condition codes are evaluated and destination register is updated based on condition.

It determines whether branch to be utilized in a jump instruction.

Memory:

The memory has data written into it or read operation is done from memory.

The value that is read is determined as “valM”.

Write back:

The results are been written to register file.

It can write up to two results.

PC update:

The program counter “PC” denotes memory address to read bytes of instruction from memory.

It is used to set next instruction’s address.

Combinational circuits and HCL expressions:

The computational blocks are been constructed by accumulating several logic gates into network.

The restrictions are been shown below:

Each of input for logic gate should be connected to any one shown below:

One of system inputs, that is identified as primary inputs.

Output connection for some element in memory.

Output of some logic gate.

Outputs obtained from more than two logic gates could not be linked together.

The wire would be driven to different voltages.

It can cause malfunction in circuit.

The network should not contain cycles.

The loops in circuit can cause ambiguity in function computed by network.

The “HCL” denotes a hardware control language that is used for describing control logic of different processor designs.

Expert Solution & Answer

Want to see the full answer?

Check out a sample textbook solution

See solution

Students have asked these similar questions

Do you think that computers should replace teachers? Give three references with your answer.

Is online learning or face to face learning better to teach students around the around the world? Give reasons for your answer and provide two references with your response. What are benefits of both online learning and face to face learning ? Give two references with your answer. How does online learning and face to face learning affects students around the world? Give two references with your answer.

Explain Five reasons if computers should replace teachers. Provide three references with your answer. List three advantages and three disadvantages face to face learning and online learning may have on children. Provide two references with your answer.