Using Logicly, design a circuit that counts from 0 to 7 on a display in order at every clock rising edge: display: 0 1 2 3 4 567012... Required components to be used and designed: 1) 4-bit Full Adder (FA) that adds the state bits S to a 4-bits Boolean variable V, 2) 4-bit resettable register to store the FA result, 3) a control unit/decoder that takes as input the current state S and generates the required Carry in and the V bits for the FA. You should reset the register at the beginning to initialize the current state to 0. The adder should add +1 to the state bits until 7 is reached, at that point it should generate C_in=1 and V=1000 to transform the adder into a subtractor (effectively doing 7-7=0).

Using Logicly, design a circuit that counts from 0 to 7 on a display in order at every clock rising edge: display: 0 1 2 3 4 567012... Required components to be used and designed: 1) 4-bit Full Adder (FA) that adds the state bits S to a 4-bits Boolean variable V, 2) 4-bit resettable register to store the FA result, 3) a control unit/decoder that takes as input the current state S and generates the required Carry in and the V bits for the FA. You should reset the register at the beginning to initialize the current state to 0. The adder should add +1 to the state bits until 7 is reached, at that point it should generate C_in=1 and V=1000 to transform the adder into a subtractor (effectively doing 7-7=0).

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Design Problem No. 1 – Up - Down Counter with Enable Design, construct, and simulate a 2-bit counter that counts up and down. An enable input E determines whether the counter is on or off. If E = 0, the counter is disabled and remains at its present count even though clock pulse is applied to the flip-flops. If E = 1, the counter is enabled and a second input, x, determines the count direction. If x = 1, the circuit counts up with the sequence S1, S2, S3, S4, and count repeats. If x = 0, the circuit counts down with the sequence S4, S3, S2, S1, and the count repeats. Do not use E to disable the clock. Design the sequential circuit with E and x inputs. Implement the logic diagram with JK flip-flops.
Part III Design and implement a circuit that successively flashes digits 0 through 9 on the 7-segment display HEXO. Each digit should be displayed for about one second. Use a counter to determine the one-second intervals. The counter should be incremented by the 50-MHz clock signal provided on the DE-series boards. Do not derive any other clock signals in your design-make sure that all flip-flops in your circuit are clocked directly by the 50-MHz clock signal. A partial design of the required circuit is shown in Figure 2. The figure shows how a large bit-width counter can be used to produce an enable signal for a smaller counter. The rate at which the smaller counter increments can be controlled by choosing an appropriate number of bits in the larger counter. Counter 50 MHz Clock Counter ... Slow count Figure 2: Making a slow counter.
Binary Counters Objective: Design, construct, and test a three-bit counter that counts up or down. A disable input D determines whether the counter is on or off. • If D=1, the counter is disabled and remains at its present count even thoughclock pulses are applied to the flip-flops. • If D-0, the counter is enabled and a second input, x, determines the directionof the count. • If x=1, the circuit counts the sequence 00, 01, 10,11 and the count repeats. • If x=0, the circuit counts the sequence 11, 10, 01, 00 and the count repeats. (Do not use D to disable the Clock) Note: Design the sequential circuit with D and x as inputs. Submission: Reports must include all schematics and cost of design. Compare your results with other solutions. (Costs, design....). Define why your design is better.
Help.
Design a 4-bit counter with one external input using T flip flop based on the following sequence: Input=0,6->2->9->13 (repeat), all undesired state go to 2. Input=1, 15->4->12->10 (repeat), all undesired state go to 4? *MIND TWO INPUTS THERE ARE i) State transition diagram = diag salag ii) State transition table such a example pic below iii) Simplification using 8 K-Maps required iv) circuit design
Q3: Design an asynchronous counter that divides the input clock signal by 5 then draw counter's logic circuit and its corresponding timing diagram for 10 clock pulses. Duar
Design a 3-bit counter with one external input. Using three J-K flip-flops according to sequence shown at below. Input=0, Count Sequence is 1->5->7 (repeat), push the undesired states to 1 Input= 1, Count Sequence is 1->6->2 (repeat), push the undesired states to 1 i) State transition diagram ii) State transition table iii) Simplification using K-Map iv) Construct a circuit.
2. Design a three-bit counter like circuit controlled by the input w. If w = 0, then the counter subtracts 2 from its contents, wrapping around if the count reaches 0 or 1. Thus if the present state is 1 or 0, then the next state becomes 7 or 6, respectively. If w = 1, then the counter adds 2 to its contents, wrapping around if the count reaches 6 or 7. Thus if the present state is 6 or 7, then the next state becomes 0 or 1, respectively. Use positive edge triggered T Flip-Flops without Reset input. Show all the design steps. Write the Verilog code according to your design and simulate.
2. Draw the output of a 5-bit bi-directional shift register for the following inputs for first 9 clocks. Assume the initial values Q0 = 1, Q1 = 0, Q2 = 1, Q3 = 0 and Q4 = 1, and serial data input is HIGH and the flip- flops are positive edge triggered. %3D
A 10 MHz clock frequency is applied to a cascaded counter consisting of a modulus-5 counter,a modulus-8 counter, and two modulus-10 counters. The lowest output frequency possible is(a) 10 kHz (b) 2.5 kHz(c) 5 kHz (d) 25 kHz
Please do part D
Design 2-bit synchronous counter that counts 0, 1, 2, 3 in succession. Draw the given counter’s counting table (state diagram) in binary and decimal form below . Indicate the transitions.