organization(performance) Given 2 CPUs with CPU A Frequency = 6 GHz CPU B Frequency = 8 GHz A program runs on A with an average of 5 cycles per instructions and runs on B with an average of 10 cycles per instructions. Which CPU is faster and by how much ?

organization(performance) Given 2 CPUs with CPU A Frequency = 6 GHz CPU B Frequency = 8 GHz A program runs on A with an average of 5 cycles per instructions and runs on B with an average of 10 cycles per instructions. Which CPU is faster and by how much ?

Name: 3.organization(performance) Given 2 CPUs with CPU A Frequency = 6
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: 3.organization(performance) Given 2 CPUs with CPU A Frequency = 6 GHz CPU B Frequency = 8 GHz A program runs on A with an average of 5 cycles per instructions and runs on B with an average of 10 cycles per instructions. Which CPU is faster

C++ for Engineers and Scientists

4th Edition

ISBN:9781133187844

Author:Bronson, Gary J.

Publisher:Bronson, Gary J.

Chapter3: Assignment, Formatting, And Interactive Input

Section: Chapter Questions

Problem 6PP: (Heat transfer) The formula developed in Exercise 5 can be used to determine the cooling time, t,...

See similar textbooks

Similar questions

Q1: Consider two computers, P1 and P2, of the same instruction set (ISA). We have a program of 7.5x10° instructions and we want to run this program on P1 and P2. The P1 computer is a 5 GHz machine with CPI of 0.8. The P2 computer is a 6 GHz machine with CPI of 1.2. Which computer is faster?
Subject name: Microcomputer Principle Application Determine the data in AL after the following sequence of instructions. Assume (DS) = 20H. MOV AL, 25H MOV BX, 0061H AND AL, 21H[BX]
PLEASE SOLVE ASAP!!! HURRY UP!!
fast
Please refer to this textbook: “A. Silberschatz, P. B. Galvin and G. Gagne, “Operating System Principles,”7th Edition, John Wiley & Sons Inc., 2006.” And answer the following questions: Question:25 For the Dining-Philosophers Problem, if a philosopher always picks the chopstick on the right-hand side first and then picks the chopstick on the left-hand side, would a deadlock situation still occur? If so, please give an example. If not, please provide the reason.
Assume: CPU Clock = 1 GHz 1 OP requires 5 clock cycles (arithmetic instruction, conditional, etc.) 1 memory access requires 100 clock cycles (Read or Write) Problem size: N = 1,000,000 (1 million) There is no cost associated with the loop index variable: do not count any arithmetic instructions for initializing or incrementing the loop index value, do not count any memory accesses for accessing and using the loop index variable in your computation of a sum. Assume the loop index variable is "free of charge" There is no memory cost of accessing and updating your accumulator variable (e.g., sum += ...), but there is an arithmetic operation involved in updating the accumulator variable. Questions: 1. For algorithm #1 shown below (direct sum): • How many arithmetic instructions are required by this algorithm? • How many memory accesses are required by this algorithm? • How many clocks are required by this algorithm? • What is the CPI (cycles per instruction) required by this algorithm? •…
Instruction: Follow the process (steps) below. Provide answer with solution. (Step 1): *refer to the photo below* (Step 2): The location of computer terminals are represented by the following capital letters and their respective distances to their adjacent terminal is shown in the table below: Adjacent Computers Distance (in meters) A&B 7 A&E 5 B&C 6 B&F 5 C&G 5 C&D 8 D&H 6 E&B 9 E&F 8 E&I 3 F&G 4 F&M 8 G&M 9 G&H 10 H&K 2 H&J 5 I&L 3 I&M 11 J&M 9 J&K 7 K&T 8 L&N 4 L&M 10 M&Q 5 M&R 7 M&S 10 N&O 6 N&Q 12 Q&R 7 R&S 8 S&T 10 Determine the minimum length of cable wire required in the construction of the network in their office. How much will it cost the cable required if 1…
Write output for the following programs. Also write briefly after each instruction in main(), how output is achieved.
If random access memory (RAM) and cache memory (both of which are comprised of transistors), then what is the function of cache memory? Do we need several different forms of memory, or can we get by with only one?
Q1) Consider a simple traffic light system to regulate safe pedestrian crossing on a busy lane. Consider the following system requirement:(SysReq:)The traffic lights shall allow pedestrians to safely cross the lane by stopping cars together with the following software requirements: (SofReq1:)The light switch for pedestrians will be set to 'green' within x seconds after the pedestrian button has been pressed. (SofReq2:)The light switch for cars will be set to 'red' at least y seconds before the light switch for pedestrians is set to 'green'. Find missing environment assumptions and domain properties that are necessary to build the following satisfaction argument: {SofReq1, SofReq2, assumptions?, domain properties?} =SysReq Are the missing domain properties adequate? Are the missing assumptions realistic?
In Computer Organization and Assembly Language, use MIPS to write the following code in the Mars simulator. Take two float numbers from the user and perform all arithmetic operations.
a) A computer has a clock rate of 2GHz. It takes a program 10s to complete on this computer. The number of clock cycles of the program is b) A program has 1x106 instructions. The computer's clock cycle time is 250x10-12 seconds and the CPI is 2.0. Therefore, the CPU time of the program is seconds. c) We use a certain compression program as a benchmark of a certain computer system. The program has 2x10° instructions. The system has a CPI of 0.85, and a clock cycle time of 0.4x109 seconds. When we run the program, it takes 100 seconds to complete on the computer system, whereas it takes 900 seconds to complete on a reference computer. From what you know about the SPEC benchmarks, the SPECratio is