Task 3: Assume that you have two computers with different specifications as following: 1. The first one with 16 bits data transfer rate and the bus cycle time is 0.1 nanoseconds. 2. The second one with 32 bits data transfer rate and the bus cycle time is 0.2 nanoseconds. Analyze the performance of both systems in terms of Data Transfer Rate (Bus Canacity)

Task 3: Assume that you have two computers with different specifications as following: 1. The first one with 16 bits data transfer rate and the bus cycle time is 0.1 nanoseconds. 2. The second one with 32 bits data transfer rate and the bus cycle time is 0.2 nanoseconds. Analyze the performance of both systems in terms of Data Transfer Rate (Bus Canacity)

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter6: System Integration And Performance

Section: Chapter Questions

Problem 12RQ

See similar textbooks

Similar questions

4. bus throughput Consider a serial bus (1 bit wide) that runs at 2GHZ, usingalternate cycles for control signals and the other half of the cycles for data. What is the throughput of the busin bytes/second? Assume you wantto attach a video camera using this bus. The camera generates 60 frames per second, with each frame containing 1 Million pixels, each pixel 4 bytes in size. Would this work? Answer one of the below: a) If not, what compression factor would the camera need to achieve to be supported? A compression factor describes how mu ch smaller the data is when compared to un- compressed data. b) If yes, how many cameras could be connected?
Assume a data bus is 16 bits wide. The data and address lines are multiplexed. If the bus runs at a speed of 300MHz, how long will it take to transfer 15MB over the bus?
2. bus capacity Assume a bus is 16 bits wide. The data and address lines are multiplexed, meaning that the bus must alternate addresses one cycle and data the next. The bus runs at 300MHZ. How long will it take to transfer 15MB over the bus? Show your work.
Consider an I/O bus that can transfer 6 bytes of data in one bus cycle.Suppose that a designer is considering to attach the following two components to this bus. Hard drive with a transfer rate of 100 M bytes/sec Video card with a transfer rate of 128 M bytes/sec What will be the implications?(The maximum frequency of the bus is 30 MHz)
I am planning a very wide 1024 lane bus in a system that will transfer 1024 bits in parallel to get maximum throughput. What complications do you foresee in designing and implementation of this planned bus? Elaborate on your answer.
Answer please
A system bus is used to carry data between two or more components of the system. Since an 8-bit processor has only 8 data bits and cannot be connected directly to each and individual Input / Output (I/O) device. Use the strategies discussed in the class to connect at least five devices of your choice to the processor.
Q2: A gaming device has to transfer a high definition 1280 x 720 x 3 video frame @ 30 frames/sec. The 32-bit system bus operates in burst mode (burst size of 4). It takes one clock cycle to make one transfer through the bus and there is an overhead of five clock cycles per transfer. What should be the minimum bus frequency?
Given that a bus has 64 data lines and requires 4 cycles of 125 nanoseconds each to transfer data. The bandwidth of this bus is 16 Megabytes/sec. If the cycle time of the bus is increased to 180 nanoseconds and the number of cycles required for transfer is the same, calculate bus bandwidth for the case above.
Design a 16-bit common bus system using tri-state buffers and other devices you may need. The sources of data are three 16-bit registers (A, B, and C) and two 8-bit registers (D and E). Draw all the connections and show all the details.
The bus topology has high utilization under heavy traffic. A) True B) False
Subject: Computer Organization and Architecture 2a