A microprocessor scans the status of an output I/O device every 20 ms. This is accom- plished by means of a timer alerting the processor every 20 ms. The interface of the device includes two ports: one for status and one for data output. How long does it take to scan and service the device given a clocking rate of 8 MHz? Assume for sim- plicity that all pertinent instruction cycles take 12 clock cycles.

A microprocessor scans the status of an output I/O device every 20 ms. This is accom- plished by means of a timer alerting the processor every 20 ms. The interface of the device includes two ports: one for status and one for data output. How long does it take to scan and service the device given a clocking rate of 8 MHz? Assume for sim- plicity that all pertinent instruction cycles take 12 clock cycles.

Name: A microprocessor scans the status of an output I/O device every 20 ms
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: A microprocessor scans the status of an output I/O device every 20 ms. This is accom-plished by means of a timer alerting the processor every 20 ms. The interface of thedevice includes two ports: one for status and one for data output. How long does

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

A microprocessor has an increment memory direct instruction, which adds 1 to the value in a memory location. The instruction has five stages: fetch opcode(four bus clock cycles),fetch operand address (three cycles), fetch operand (three cycles) add 1 to operand (three cycles), and store operand (three cycles). a. By what amount (in percent) will the duration of the instruction increase if we have to insert two bus wait states in each memory read and memory write operation? b. repeat assuming that the increment operation takes 13 cycles instead of 3 cycles
Assignment-04. A non-pipelined CPU has 12 general purpose registers (RO, R1, R2, . Following operation are supported: R12), .... ADD Ra, Rb, Rr Add Ra to Rb and store the result in Rr MUL Ra, Rb, Rr Multiply Ra to Rb and store the result in Rr MUL operations takes two dlock cycles, ADD takes one clock cycle. Calculate minimum number of clock cycles required to compute the value of the expression XY +XYZ + YZ The variables X,Y, Z are initially available in registers RO, R1 and R2 and contents of these registers must not be modified,
Interface the programmable timer 8254 with 8086. The control word register have address 0086H. Assume that microprocessor and 8254 are operating at 8 MHz and 1.8 MHz respectively. Draw a schematic diagram and write the assembly .language program for following: a. To interrupt the processor after 20 ms. b. To derive a monoshot pulse with quasistable state duration of 10 ms
Consider a paging system with the page table stored in memory. A. If a memory reference takes 200 nanoseconds, how long does a paged memory reference take? B. If we add associative registers, and 75 percent of all page-table references are found in the associative registers, what is the effective memory reference time? (Assume that finding a page-table entry in the associative registers takes zero time, if the entry is there.)
Assume a 960 ns execution time, a CPI of 1.61, and a clock rate of 3 GHz for the second benchmark, libquantum. Determine the number of instructions if the execution time is decreased by 10% without affecting the CPI and a clock rate of 4 GHz is used.
A computer system interfaces a memory with a 32-bit address bus and a 16-bit data bus. The memory addressing is performed using a decoder. What is the number of AND gates needed to implement the decoder? What is the FAN OUT of the decoder?
Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 210 ps and a CPI of 2.2 for some programs, and computer B has a clock cycle time of 460 ps and a CPI of 1.3 for the same program. Which computer is faster for this program and by how much? Please and thank you
A chemical plant needs a microprocessor-drivan alarm system to warn of critical conditions in one of its chemical tanks. The tank has four HIGH/LOW(1/0) switches that monitor teperature (T), prrssure (P), fluid level (L), and weight (W). Design a system that will notify the microprocessor to activate an alarm when any of the following conditions arise: High fluid level with high temperature and high weight. Low fluid level with high temperature and high weight. Low fluid level with low temperature and high pressure. Low fluid level with low weight and high temperature.
A processor executes a program in 10 seconds with an average CPI and IC of 2 and 20*109 respectively. We are trying to reduce the time by 20% but this leads to an increase of 50% in the CPI. What clock rate should we have to get this time reduction?