Consider a system employing interrupt-driven I/O for a particular device that trans- fers data at an average of 8 KB/s on a continuous basis. a. Assume that interrupt processing takes about 100 μs (i.e., the time to jump to the interrupt service routine (ISR), execute it, and return to the main program). De- termine what fraction of processor time is consumed by this I/O device if it inter- rupts for every byte. b. Now assume that the device has two 16-byte buffers and interrupts the processor when one of the buffers is full. Naturally, interrupt processing takes longer, be- cause the ISR must transfer 16 bytes. While executing the ISR, the processor takes about 8 us for the transfer of each byte. Determine what fraction of processor time is consumed by this I/O device in this case. c. Now assume that the processor is equipped with a block transfer I/O instruction such as that found on the Z8000. This permits the associated ISR to transfer each byte of a block in only 2 µs. Determine what fraction of processor time is con- sumed by this I/O device in this case.

Consider a system employing interrupt-driven I/O for a particular device that trans- fers data at an average of 8 KB/s on a continuous basis. a. Assume that interrupt processing takes about 100 μs (i.e., the time to jump to the interrupt service routine (ISR), execute it, and return to the main program). De- termine what fraction of processor time is consumed by this I/O device if it inter- rupts for every byte. b. Now assume that the device has two 16-byte buffers and interrupts the processor when one of the buffers is full. Naturally, interrupt processing takes longer, be- cause the ISR must transfer 16 bytes. While executing the ISR, the processor takes about 8 us for the transfer of each byte. Determine what fraction of processor time is consumed by this I/O device in this case. c. Now assume that the processor is equipped with a block transfer I/O instruction such as that found on the Z8000. This permits the associated ISR to transfer each byte of a block in only 2 µs. Determine what fraction of processor time is con- sumed by this I/O device in this case.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Let us assume any five devices namely (Device 1, Device2, … , Device 5) are having priority level (Device1 > Device 2 >, …., > and, Device 5) respectively, and assume that all aforementioned devices share a common interrupt line simultaneously for accessing CPU for any operation. In this regard, explain in detail the Daisy chain method for establishing priority interrupt associated by suitable diagram.
Q2: Draw a diagram for a daisy-chain priority interrupt system that has only four connected devices to the CPU. Now for the aforementioned system, trace the signals' status when the third device requests an interrupt and after a while device 1 also sent an interrupt request to the CPU but before the CPU acknowledge the first interrupt.
19. The 8085 microprocessor respond to the presence of an interrupt a. As soon as the trap pin becomes ‘LOW’ b. By checking the trap pin for ‘high’ status at the end of each instruction fetch c. By checking the trap pin for ‘high’ status at the end of execution of each instruction d. By checking the trap pin for ‘high’ status at regular intervals
part a,b and c already answered earlier Part D and E please only thanks
A systolic array, a specific type of array, serves as an example of a MISD machine. A systolic array is a network of data processing units that is organised as a pipeline network or "wavefront." Due to the fact that execution is started when new data is received, none of these components require the usage of a programme counter. With each unit completing alternate calculation and communication steps on a single clock cycle, clocked systolic arrays calculate in "lock-step."
Compare polled interrupt with vector interrupt. Illustrate how polled interrupt and vector interrupt can be applied into one real-life activity for each interrupt.
A systolic array, a specific type of array, serves as an example of a MISD machine. A systolic array is a network of data processing units that is organised as a pipeline network or "wavefront." Due to the fact that execution is started when new data is received, none of these components require the usage of a programme counter. With each unit completing alternate calculation and communication steps on a single clock cycle, clocked systolic arrays calculate in "lock-step."
Please and thank you. An external event is sensed using polling with period P. It takes 100 cycles to processthe event. Processor frequency is 48 MHz. Before starting a new period, the previouspolling task should have finished. The relative deadline for processing an event is 10μs.(a) Determine the range of feasible polling periods? (b) Suppose now that an unrelated interrupt may occur and the interrupt has higher priority than the code for processing the polling event. Including all overhead, it takes 40 cycles to process the interrupt. The minimum time between two subsequent interrupts is T. Suppose that T is larger than 140 cycles. Determine the range of feasible polling periods.
Write a PIC16F877A assembly program that uses RB0 interrupt and just one seven segment display. Assume that on the first time, it shows 'H' on the display. When pushed to RB0, display turns to 'E'. After that, 'L',L,'O' must be shown in order. Character change occurs only by pushing RB0. At last, display should return to 'H' again.
Write the initialization instructions for 8259A interrupt controller to meet the following requirement. Draw the neat schematic interface. 1) Single mode 8259A, 2) Interrupt type 38H, 3) Edge triggered, 4) Unmask IR0, and IR2, Assume addresses for 8259 as 3000H and 3002H.
Subject: Computer Organization and Architecture 4b
Consider a system in which bus cycles takes 500 ns. Transfer of bus control in either direction, from processor to I/O device or vice versa, takes 250 ns. One of the I/O de- vices has a data transfer rate of 50 KB/s and employs DMA. Data are transferred one byte at a time. a. Suppose we employ DMA in a burst mode. That is, the DMA interface gains bus mastership prior to the start of a block transfer and maintains control of the bus until the whole block is transferred. For how long would the device tie up the bus when transferring a block of 128 bytes? b. Repeat the calculation for cycle-stealing mode.