A computer system has an L1 cache, an L2 cache, and a main memory unit 10.4k view= connected as shown below. The block size in L1 cache is 4 words. The block size in L2 cache is 16 words. The memory access times are 2 nanoseconds, 20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache and the main memory unit respectively. Data Data Bus Bus L1 L2 Main Cache Cache Memory 4 words 4 words When there is a miss in both L1 cache and L2 cache, first a block is transferred from main memory to L2 cache, and then a block is transferred from L2 cache to L1 cache. What is the total time taken for these transfers?

A computer system has an L1 cache, an L2 cache, and a main memory unit 10.4k view= connected as shown below. The block size in L1 cache is 4 words. The block size in L2 cache is 16 words. The memory access times are 2 nanoseconds, 20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache and the main memory unit respectively. Data Data Bus Bus L1 L2 Main Cache Cache Memory 4 words 4 words When there is a miss in both L1 cache and L2 cache, first a block is transferred from main memory to L2 cache, and then a block is transferred from L2 cache to L1 cache. What is the total time taken for these transfers?

Name: A computer system has an L1 cache, an L2 cache, and a main memory uni
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: A computer system has an L1 cache, an L2 cache, and a main memory unit10.4k view=connected as shown below. The block size in L1 cache is 4 words. The blocksize in L2 cache is 16 words. The memory access times are 2 nanoseconds,20 nanoseconds and 200

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter11: Operating Systems

Section: Chapter Questions

Problem 2VE

See similar textbooks

Similar questions

A cache is set up with a block size of 32 words. There are 64 blocks in cache and set up to be 4-way set associative. You have byte address 0x8923. Show the word address, block address, tag, and index Show each access being filled in with a note of hit or miss. You are given word address and the access are: 0xff, 0x08, 0x22, 0x00, 0x39, 0xF3, 0x07, 0xc0.
A cache memory system with capacity of N words and block size of B words is to be designed. If it is designed as a direct mapped cache, the length of the TAG field is 14 bits. If it is designed as a 4-way set associative cache, the length of the TAG field will be ………… bits.
A cache is set up with a block size of 32 words. There are 16 blocks in cache and set up to be direct map. You have byte address 0x8923. Show the word address, block address, tag, and index. Show each access being filled in with a note of hit or miss. You are given word address and the access are: 0xff, 0x08, 0x22, 0x00, 0x39, 0xF3, 0x07, 0xc0
Os759
A CPU has a 32-bit memory address and a 256 KB cache memory. The cache is organized as a 4-way set-associative cache with a cache line size of 16 bytes. Enter numeric values only. 1. What is the number of sets in the cache? 2. What is the size (in bits) of the tag field per cache line? 3. What is the number of comparators required for tag matching? bits 4. How many address bits are required to find the byte offset within a cache line? 5. What is the total amount of extra memory (in bytes) required for the tag bits? bytes
In a Direct Mapped Cache Memory Physical Address format the Cache line offset field size and word offset field size are same (with word size of one Byte). The number of tag bits in the Physical Address format is equal to the number of blocks in Cache Memory. If the Tag field Size is Mega words. 16 bits, the size of the physical Memory is
In general, a cache is named according to the amount of data it contains (i.e., a 4 KİB cache can hold 4 KiB of data); however, caches also require SRAM to store metadata such as tags and valid bits. You design this cache memory and will examine how a cache's configuration affects the total amount of SRAM needed to implement it as well as the performance of the cache. For all parts, assume that the that addresses and words are 64 bits. (A) Calculate the total number of bits required to implement a 32 KİB cache with two-word blocks. (B) Calculate the total number of bits required to implement a 96 KiB cache with 16-word blocks. How much bigger is thi cache than the 32 KiB cache described in (A) above? (Notice that, by changing the block size, we increased the amount of data without doubling the total size of the cache.) (C) Explain why this 96 KiB cache, despite its larger data size, might provide slower performance than the first cache.
In general, a cache is named according to the amount of data it contains (i.e., a 4 KiB cache can hold 4 KiB of data); however, caches also require SRAM to store metadata such as tags and valid bits. You design this cache memory and will examine how a cache's configuration affects the total amount of SRAM needed to implement it as well as the performance of the cache. For all parts, assume that the that addresses and words are 64 bits. (A) Calculate the total number of bits required to implement a 32 KiB cache with two-word blocks. (B) Calculate the total number of bits required to implement a 96 KiB cache with 16-word blocks. How much bigger is this cache than the 32 KiB cache described in (A) above? (Notice that, by changing the block size, we increased the amount of data without doubling the total size of the cache.) (C) Explain why this 96 KiB cache, despite its larger data size, might provide slower performance than the first cache.
Given a computer with a memory system having a40_bit address, a cache consisting of 8192 blocks each is 32 words. For the following cache types: Direct Mapped (DM), Fully_ associative (FA), Two_way set associative (2_way), Four_way set associative (4_way), Eight_way set associative (8_way), calculate the following values as specified. (Use paper and pencil to do needed calculations and write only the final answer in the given blank space). 1) DM: The size of the index field = Blank 1bits 2) 2_way: The size of the index field =Blank 2bits 3) 4_way: The size of the index field =Blank 3bits 4) 8_way: The size of the index field =Blank 4bits 5) The size of the offset field = Blank 5bits 6) DM: The size of the tag field =Blank 6bits 7) 2_way: The size of the tag field =Blank 7bits 8) 4_way: The size of the tag field =Blank 8bits 9) 8_way: The size of the tag field =Blank 9bits 10) FA: The size of the tag field =Blank 10bits
A computer system has the segmented paging for virtual memory. The memory is byte addressable. Both virtual and physical address spaces contain 216 bytes each. The virtual address space is divided into 8 non-overlapping equal size segments. The memory management unit has a hardware segment table, each entry of which contains the physical address of the page table for the segment. Page tables are stored in the main memory and consists of 2 byte page table entries What is the minimum page size in bytes so that the page table for a segment requires at most one page to store it and also give the division of virtual address ?
A 2-way set associative cache consists of four sets. Main memory contains 2K blocks of eight words each. Show the main memory address format that allows us to map addresses from main memory to cache. Be sure to include the fields as well as their sizes. Compute the hit ratio for a program that loops 6 times from locations 8 to 51 in main memory. You may leave the hit ratio in terms of a fraction. Please show details how you obtain the result.
Suppose a byte-addressable computer using 8-way set associative cache has 256MB of main memory and a cache of 64 blocks, where each cache block contains 32 bytes. a) There are _____ blocks of main memory. b) The sizes of the offset field is bits, c) The size of the tag field is bits. d) The memory address Ox0080AA maps to a cache block in the set#_