LabReport1_COEN212_AnasSenouci_40132281 - Copie

docx

School

Concordia University *

*We aren’t endorsed by this school

Course

212

Subject

Electrical Engineering

Date

Jan 9, 2024

Type

docx

Pages

Uploaded by mannybenka

LAB REPORT I COEN 212 Digital Systems Design I Lab Section: ECAX Experiment #1: Introduction to the Equipment, Logic Gates, and Debugging Techniques Anas Senouci ID: 40132281 Lab Instructor: Afrasiabi Negar Date Performed: May 9, 2022 Date Due: May 16, 2022 I certify that this submission is my original work and meets the Faculty’s Expectations of Originality. Anas Senouci May 16, 2022

OBJECTIVES The objective of this experiment is to become familiar with laboratory equipment, understand the basics of logic circuits to build these circuits using a breadboard. In addition, one of the goals of the lab is to understand the most efficient way to debug a logic circuit autonomously. THEORY It is important to understand the many parts required to create a logic circuit. First, the solderless breadboard is the centerpiece, it is a piece of plastic with the function of hosting electronic components such as IC chips, conductor wires and different modules. Secondly, the input/output module contains five switches which are used to produce a '1' or '0' output. In addition, on this same module, five logic indicators are used to show the nature of the input, a red LED means a logic '1' and a green LED means a logic '0'. Finally, IC chips which are integrated circuit chips contain transistors, resistors or capacitors used as OR gates, AND gates and inverters. As for debugging, if all the components are functional and the ground is well applied, the correct way is to start at the end of the circuit. It is necessary to test the different possible scenarios coming out of each IC chip to find the source of the problem. If for example, a combination of output passing through an IC chip does not give the correct answer, the error certainly comes from this part of the circuit or from those before. A good way to avoid mistakes is to draw the circuit before the lab. Finally, a technique used for this lab is to use two OR gates with double input to create a single OR gate with triple input. The figure below summarizes how to do it. Figure 1: Mick Keith and Ron inputs through an OR gate to give an output Stones

RESULTS Part 1: Figure 2: Logic circuit of part 1 Table I. Truth table of part’s 1 circuit A B C A’ B’ C’ A’B’C A’BC ABC OUT = (A’B’C)+(A’BC)+(ABC) 0 0 0 1 1 1 0 0 0 0 0 0 1 1 1 0 1 0 0 1 0 1 0 1 0 1 0 0 0 0 0 1 1 1 0 0 0 1 0 1 1 0 0 0 1 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 1 1 1 0 1 0 0 0 1 1 Part 2: Figure 3: Logic circuit of part 2 Table II. Truth table of part’s 2 circuit

Your preview ends here

Eager to read complete document? Join bartleby learn and gain access to the full version

Access to all documents
Unlimited textbook solutions
24/7 expert homework help

A B C A’ A’B BC OUT=A’B+BC 0 0 0 1 0 0 0 0 0 1 1 1 0 1 0 1 0 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 1 0 1 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 1 1 DISCUSSION The theoretical results listed above were exactly similar to the experimental results. QUESTIONS 1) Determine the Boolean functions produced by the two circuits in Figures 2 and 3 Figure 2: OUT = (A’B’C) + (A’BC) + (ABC) Figure 3: OUT = A’B + BC 2) Do your experimental results agree with the analysis of the two circuits performed in the Prelab? Comment on any differences. Yes, the experimental results agree with the analysis of the two circuits performed in the Prelab, the results are the same. 3) Comment on the functionality of the two circuits given in Figures 2 and 3 Since both figures give the same results as we can see in the last column of table I and II, one of the two functions is simpler than the other. The second Boolean function in figure 3 requires only one OR gate, two AND gates and one NOT gate. As for it, the first Boolean function of figure 2 requires three NOT gates, three AND gates and two OR gates. 4) Give the Boolean function implemented by the circuit in Figure 1 Stones = (Mick * Keith) * (Ron) CONCLUSION

Circuits of Figures 2 and 3 were made using the parts listed in the theory section, this includes the breadboard, wire leads, I/O module, and IC chips. The verification of the theoretical results was compared to the experimental results thanks to the handling of the switches (1 and 0) and the lights of the logical indicators. Both configurations of the circuits have been shown experimentally and theoretically to give the same results. The pre-lab theoretical analysis has therefore been proven true.