Lab1- EEE. Aditya

pdf

School

Arizona State University *

*We aren’t endorsed by this school

Course

120

Subject

Electrical Engineering

Date

Apr 3, 2024

Type

pdf

Pages

Uploaded by CountSquid4163

version 0.2 Spring 2024 1 CSE/EEE 120 Lab 1 Answer Sheet Half Adder, Full Adder, 4-bit Incrementer and Adder Name:____Aditya__ Instructor/Time:__Millman/ 3-4:15_________________________ Date:________2/6/2024_________________________________________________________________ _______ Task 1-1: Build and Test the 1-Bit Half-Adder Include a picture of your circuit in Digital here: Please comment on the single biggest issue you were facing when designing the circuit. Include a picture of your waveform (timing diagram) here:

version 0.2 Spring 2024 2 Did the circuit behave as expected? If no, what was wrong? - Yes, the circuit behaved as expected. Please comment on the single biggest issue you were facing when simulating the circuit. Task 1-2: Build and Test a 4-Bit Increment Circuit Include a picture of your circuit in Digital here:

version 0.2 Spring 2024 3 Please comment on the single biggest issue you were facing when designing the circuit. Include a picture of your waveform (timing diagram) here: Did the circuit behave as expected? If no, what was wrong? Yes it behaved as expected. Please comment on the single biggest issue you were facing when simulating the circuit.

Your preview ends here

Eager to read complete document? Join bartleby learn and gain access to the full version

Access to all documents
Unlimited textbook solutions
24/7 expert homework help

version 0.2 Spring 2024 4 Task 1-3: Build and Test a 1-bit Full Adder Include a picture of your circuit in Digital here: Please comment on the single biggest issue you were facing when designing the circuit. Include a picture of your waveform (timing diagram) here:

version 0.2 Spring 2024 5 Did the circuit behave as expected? If no, what was wrong? Yes, the circuit behaved as expected. Please comment on the single biggest issue you were facing when simulating the circuit. Task 1-4: Build and Test a 4-Bit Full Adder Include a picture of your circuit in Digital here: Please comment on the single biggest issue you were facing when designing the circuit. No issue Include a picture of your waveform (timing diagram) here:

version 0.2 Spring 2024 6 Which tests did you perform and why? Use the following table to describe your test sequence. You need to make sure to perform a sufficient number of tests to check the circuit for eventual faults. Each row of the first column corresponds to a row of stimulus from your four_bit_adder_stim.txt file. Note that you only need to use as many tests as needed. Extra space is provided for enthusiastic students. Test stimulus(over and cout, y, cin, a, b) Test motivation Pass/Fail 0_0_0_0_0 Check for stuck-at-1 faults (this makes sure none of the wires were accidentally connected to power) Pass 0_2_0_1_1 Check for stuck at 0 faults Pass 2_9_0_3_6 Check for 2 positive numbers Pass 3_3_0_9_A Check for 2 negative numbers Pass 1_0_0_5_B Check for A positive and a negative number Pass 1_1_1_5_B Check for If Carry in is working Pass 2_8_1_7_0 Check for something that produces overflow Pass 1_3_0_F_4 Check for something that produces a carry out Pass

Your preview ends here

Eager to read complete document? Join bartleby learn and gain access to the full version

Access to all documents
Unlimited textbook solutions
24/7 expert homework help

version 0.2 Spring 2024 7 Test stimulus(over and cout, y, cin, a, b) Test motivation Pass/Fail 3_7_0_9_E Check for Something that produces both cout and overfl Pass 3_7_1_9_E Check for something that produces cout Pass 0_3_0_1_2 Check for 2 positive numbers Pass 3_7_0_B_C Check for 2 negative numbers Pass 1_8_1_B_C Check for something that produces cout Pass 2_8_0_4_4 Check for something that produces overfl Pass 0_F_0_D_2 Check for one positive and one negative Pass 1_1_1_4_C Check for if carry in is working pass Please comment on the single biggest issue you were facing when simulating the circuit. Task 1-5: Create a video and submit your report. Record a short video showing your schematics in Digital and your waveforms in GTKWave. Be sure to show yourself in the video and show your screen. Explain how your circuit works – you need to convince the grader you did the lab and understand it! Copy and paste the link to your video below. Make sure the link is working and pointing to the correct video. Remember to include the password if required. Do NOT upload your video to Canvas. It is recommended that you use Zoom to record to the cloud, pasting the link and password below. If your circuit is not working as expected, explain in the video how it is not working and why you think it is not working. Video Link: https://asu.zoom.us/rec/share/KHuvE_VPZy9YMHpey9UbvyhrEPzmL37nvJwSo3jHK0Dn_wxFdGgZZzz Q6mkb2bhT.ZxFof8abfUp5dPp7 Passcode: +$K2FLbp At the beginning of your recording, say your name and the lab name. Be brief in your recording. Submit the completed template to Canvas.

version 0.2 Spring 2024 8 Make sure all your files are in the Lab1 directory. Create a zip file of the Lab1 directory. Remember to turn in the zip file and your completed template on Canvas! Do not include the video in the zip file! This makes the file very large and you run the risk of the zip file not uploading or taking so long to upload that your submission will be late. Remember that the submission is dated at the time the upload completes, not when it starts!

version 0.2 Spring 2024 9 L AB 1: L AB R EPORT G RADE S HEET Name : NOTE: You submit the zip file in order to show your work. If the zip file is not submitted there is a 5 point deduction! Instructor Assessment Grading Criteria Max Points Points Lost Description of Assigned Tasks, Work Performed & Outcomes Met Task 1-1: Build and Test a 1-Bit Half-Adder 10 Task 1-2: Build and Test a 4-Bit Increment Circuit 10 Task 1-3: Build and Test a 1-Bit Full Adder 10 Task 1-4: Build and Test a 4-Bit Full Adder 10 Task 1-5: Create a video and submit your report. 10 Points Lost Lab Score (50 points total) Late Lab Lab Score

Your preview ends here

Eager to read complete document? Join bartleby learn and gain access to the full version