Homework 8 - Answers
docx
keyboard_arrow_up
School
Coastal Alabama Community College - Bay Minette *
*We aren’t endorsed by this school
Course
103
Subject
Electrical Engineering
Date
Apr 3, 2024
Type
docx
Pages
2
Uploaded by DeanBatMaster1032
Homework Assignment 8
1.
Consider the I
2
C standard and note chapter 9 of the “Designing Embedded Applications” book. a.
What type of special output driver is needed for the clock and data line of an I
2
C bus? Open drain (aka open collector)
b.
To get the I
2
C clock and data lines to work correctly, what external component must be added to each? Pullup resistor
c.
How are START and STOP different from an ordinary logic-1 and logic-0 on the I
2
C bus? Data value changes while clock is low
d.
An I
2
C master wants to access a specific register inside a peripheral. How does the master indicate which register it wants to access? It writes out a separate “access address”
e.
Is I
2
C synchronous or asynchronous? Synchronous
2.
Consider a FXOS8700 sensor (datasheet is in Canvas). a.
Which device pin(s) select the I
2
C bus address of the sensor? SA0 and SA1 (Pins 7 and 10)
b.
What is the bus address of the sensor if both pins are wired low (logic 0)? 0b0011110. Read = 0x3D, Write = 0x3C.
c.
What is the 8-bit value sent to the FXOS8700 if both pins are wired low and the master is writing to it? Write address + R/W bit = 0b00111100 = 0x3C
d.
What is the access address (also known as “subaddress”) of M_DR_STATUS register? 0x32
e.
Which pin (pin number) is used for SCL and which pin is used for SDA? SCL is pin 4 and SDA is pin 6
3.
Consider a K22 Kinetis chip (K22P144M120 to be more specific…). A datasheet for the chip is available in Canvas. Consult the “Pinout” section (chapter 10). Alice wants to connect the K22 Kinetis to the FXOS8700 sensor using I2C1 (I2C port 1). Note that she also wants to use SPI port 1 (SPI1) so she must select pins that bring out I2C1 and not SPI1.
a.
Which pins are available? List both pin numbers and port and bits. Pins 115/PTC10 and 116/PTC11
b.
Which “ALT” column contains the I2C1 option for these pins? ALT2
c.
Which pin is SCL and which one is SDA? Pin 115/PTC10 = SCL. Pin 116/PTC11
= SDA.
d.
Consider the FXOS8700 device from question 2. Which pin is SCL and which pin is SDA? SCL is pin 4 and SDA is pin 6
e.
Draw a schematic that shows how the pins of the Kinetis are connected to the FXOS8700 to get I2C working. The schematic should show the pin numbers of the FXOS8700 and clearly indicate which wire is SCL and which is SDA. Also consider what extra component has to be added to SCL and SDA, per the I2C standard, to enable the connected system to work correctly. Schematic should show pin 115 to pin 4 and pin 116 to pin 6, and pullup resistors on both.
f.
In the example in class, I showed how a data structure could be created to enable both open-drain and the correct “MuxAlt” setting. Which port and pin numbers
need to be programmed in this manner to enable I2C1 to work correctly? PTC10 and PTC11
g.
In the example in class, there was a function provided named I2C_Write. Write one line of code to send one byte to CTRL_REG1 using all of the above settings. Assume that the data to be written to CTRL_REG1 is found in SendData[0]. I2C_Write(I2C1, 0x1E, 0x2A, 1, 1, SendData);
Your preview ends here
Eager to read complete document? Join bartleby learn and gain access to the full version
- Access to all documents
- Unlimited textbook solutions
- 24/7 expert homework help
Related Documents
Related Questions
Q4(a) Adder is divided into three types which are half adder, full adder, and parallel adder.
Illustrate the implementation of full adder using half adder with necessary
logic gates.
(i)
(ii)
Figure Q4(a)(ii) shows the input timing diagram for a full adder. Illustrate
the timing diagrams for output S and Cout-
Cin
Cout
Figure Q4(a)(ii)
arrow_forward
Q4(a) Adder is divided into three types which are half adder, full adder, and parallel adder.
Illustrate the implementation of full adder using half adder with necessary
logic gates.
(i)
(ii)
Figure Q4(a)(ii) shows the input timing diagram for a full adder. Illustrate
the timing diagrams for output S and Cout-
B
Cin
Cout
Figure Q4(a)(ii)
(iii)
Given A = 111001 and B = 100010. Construct a 6-bit parallel adder to
solve for A + B.
arrow_forward
Written Answer Needed
Correct one
arrow_forward
Q2/A) Design 8x1 multiplexer using 2x1 multiplexer?
Q2 B)Simplify the Logic circuit shown below using K-map then draw the
Simplified circuit?
Q2/C) design logic block diagram for adding 12 to 5 using full adder showing
the input for each adder?
arrow_forward
Mention Written Answer Needed
Correct one
arrow_forward
I need the answer as soon as possible
arrow_forward
Y=f(A,B,C)=(0,4,5)+don't care(2)
arrow_forward
Q1. (a) Design a stick (layout) diagram for the following static CMOS logic gate,
where A, B, C, D are the logic gate inputs and O/P is the output:
VDD
D-d[Q8
A-Q5 B-Q6
C-d [Q7
O/P
CQ3 DQ4
B-Q2
AQ1
Vss
Figure 1
Use dual-well, CMOS technology. Include wells, well-taps, contact cuts,
routing of power and GND in your diagram. Use colour coding and/or clear
and readable detailed annotations to represent the wires in the different
layers.
(b) The logic gate from (a) needs to drive a capacitive load of 150 fF with a
rise-time and fall-time of 1.2 ns. If the length of all transistors is 0.5 μm,
calculate the required widths for all P-type and all N-type MOSFETs in the logic
gate to achieve the required edge-speeds. Clearly show the calculation steps
of your solution.
Assume VDD = 5 V, K'n = 50 μA/V², K'p = 20 μA/V²
arrow_forward
Q1.
(a) Design a stick (layout) diagram for the following static CMOS logic gate,
where A, B, C, D are the logic gate inputs and O/P is the output:
VDD
D-d[Q8
A-Q5 B-Q6
c-d[Q7
O/P
CQ3 DQ4
B-Q2
A-Q1
Vss
Figure 1
Use dual-well, CMOS technology. Include wells, well-taps, contact cuts,
routing of power and GND in your diagram. Use colour coding and/or clear
and readable detailed annotations to represent the wires in the different
layers.
arrow_forward
5- a- what are the application of Flip – Flop. b- What is the difference between the Flip – Flop circuit and the other combinational logic circuits?
arrow_forward
The numbers from 0-9 and a no characters
is the Basic 1 digit seven segment display
* .can show
False
True
In a (CA) method of 7 segments, the
anodes of all the LED segments are
* "connected to the logic "O
False
True
Some times may run out of pins on your
Arduino board and need to not extend it
* .with shift registers
True
False
arrow_forward
Sketch a circuit to represent the logic AB’C’D using
a. a conventional symbol
b. an array logic symbol.
arrow_forward
Q3/(A) False OR True
1- A0-0 and BHE-1 are used as low bank-select signal:
2-AX is 2234 H after executing the following instruction: AAS. If AX-2234H.
3-IP register holds the offset address of the next instruction to be executed.
4- The XLAT instruction in 8086 assembly language is used to perform arithmetic
operations between two memory operands.
5- Bus interface unit is responsible form
arrow_forward
Please help me, solve this question.
arrow_forward
3d. will give thumbs up
arrow_forward
SEE MORE QUESTIONS
Recommended textbooks for you
Related Questions
- Q4(a) Adder is divided into three types which are half adder, full adder, and parallel adder. Illustrate the implementation of full adder using half adder with necessary logic gates. (i) (ii) Figure Q4(a)(ii) shows the input timing diagram for a full adder. Illustrate the timing diagrams for output S and Cout- Cin Cout Figure Q4(a)(ii)arrow_forwardQ4(a) Adder is divided into three types which are half adder, full adder, and parallel adder. Illustrate the implementation of full adder using half adder with necessary logic gates. (i) (ii) Figure Q4(a)(ii) shows the input timing diagram for a full adder. Illustrate the timing diagrams for output S and Cout- B Cin Cout Figure Q4(a)(ii) (iii) Given A = 111001 and B = 100010. Construct a 6-bit parallel adder to solve for A + B.arrow_forwardWritten Answer Needed Correct onearrow_forward
- Q2/A) Design 8x1 multiplexer using 2x1 multiplexer? Q2 B)Simplify the Logic circuit shown below using K-map then draw the Simplified circuit? Q2/C) design logic block diagram for adding 12 to 5 using full adder showing the input for each adder?arrow_forwardMention Written Answer Needed Correct onearrow_forwardI need the answer as soon as possiblearrow_forward
- Y=f(A,B,C)=(0,4,5)+don't care(2)arrow_forwardQ1. (a) Design a stick (layout) diagram for the following static CMOS logic gate, where A, B, C, D are the logic gate inputs and O/P is the output: VDD D-d[Q8 A-Q5 B-Q6 C-d [Q7 O/P CQ3 DQ4 B-Q2 AQ1 Vss Figure 1 Use dual-well, CMOS technology. Include wells, well-taps, contact cuts, routing of power and GND in your diagram. Use colour coding and/or clear and readable detailed annotations to represent the wires in the different layers. (b) The logic gate from (a) needs to drive a capacitive load of 150 fF with a rise-time and fall-time of 1.2 ns. If the length of all transistors is 0.5 μm, calculate the required widths for all P-type and all N-type MOSFETs in the logic gate to achieve the required edge-speeds. Clearly show the calculation steps of your solution. Assume VDD = 5 V, K'n = 50 μA/V², K'p = 20 μA/V²arrow_forwardQ1. (a) Design a stick (layout) diagram for the following static CMOS logic gate, where A, B, C, D are the logic gate inputs and O/P is the output: VDD D-d[Q8 A-Q5 B-Q6 c-d[Q7 O/P CQ3 DQ4 B-Q2 A-Q1 Vss Figure 1 Use dual-well, CMOS technology. Include wells, well-taps, contact cuts, routing of power and GND in your diagram. Use colour coding and/or clear and readable detailed annotations to represent the wires in the different layers.arrow_forward
- 5- a- what are the application of Flip – Flop. b- What is the difference between the Flip – Flop circuit and the other combinational logic circuits?arrow_forwardThe numbers from 0-9 and a no characters is the Basic 1 digit seven segment display * .can show False True In a (CA) method of 7 segments, the anodes of all the LED segments are * "connected to the logic "O False True Some times may run out of pins on your Arduino board and need to not extend it * .with shift registers True Falsearrow_forwardSketch a circuit to represent the logic AB’C’D using a. a conventional symbol b. an array logic symbol.arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you