
a)
Given:
TLB hit=5ns
Cache hit =12ns
Main memory=25ns (Memory reference)
Hard drive=200ms (Disk reference)
Hit ratio TLB=90%
Hit ratio cache=98%
Rate of Page fault=0.001%
a)

Explanation of Solution
TLB (Translation Look aside Buffer) hit and cache Hit:
- Translation Look aside buffer is special type of cache that is used to store the contents of the page table.
- The content of the TLB cache includes pairs of virtual page number, physical frame numbers.
- The page number that is required can be looked up inside the TLB.
- If the requested page number is found it is considered to be a hit and it indicates that the page number is being mapped with the frame number that is present in the main memory.
- The contents of the cache will also be accessed to find whether the data is present in the cache as well and if the same contents are present it is meant to be a hit.
Therefore, this type of access is possible and the total access time is calculated as shown below:
Therefore, the total access time is 17ns.
b)
Given:
TLB hit=5ns
Cache hit =12ns
Main memory=25ns (Memory reference)
Hard drive=200ms (Disk reference)
Hit ratio TLB=90%
Hit ratio cache=98%
Rate of Page fault=0.001%
b)

Explanation of Solution
TLB (Translation Look aside Buffer) miss, page table hit and cache Hit:
- Translation Look aside buffer is special type of cache that is used to store the contents of the page table.
- The content of the TLB cache includes pairs of virtual page number, physical frame numbers.
- The page number that is required can be looked up inside the TLB.
- If the requested page number is found it is considered to be a miss, then the page number that is required is searched in the main memory’s page table.
- If the page entry is found in the page table, the address of the virtual memory is mapped with the main memory.
- The contents of the cache will also be accessed to find whether the data is present in the cache as well and if the same contents are present it is meant to be a hit.
Therefore, this type of access is possible and the total access time is calculated as shown below:
Therefore, the total access time is 42ns.
c)
Given:
TLB hit=5ns
Cache hit =12ns
Main memory=25ns (Memory reference)
Hard drive=200ms (Disk reference)
Hit ratio TLB=90%
Hit ratio cache=98%
Rate of Page fault=0.001%
c)

Explanation of Solution
TLB (Translation Look aside Buffer) miss, page table hit and cache Miss:
- Translation Look aside buffer is special type of cache that is used to store the contents of the page table.
- The content of the TLB cache includes pairs of virtual page number, physical frame numbers.
- The page number that is required can be looked up inside the TLB.
- If the requested page number is found it is considered to be a miss, then the page number that is required is searched in the main memory’s page table.
- If the page entry is found in the page table, the address of the virtual memory is mapped with the main memory.
- The contents of the cache will also be accessed to find whether the data is present in the cache as well and if the same contents are not present it is meant to be a miss, then the access is being transferred to main memory and the block that is required is transferred again to the cache.
Therefore, this type of access is possible and the total access time is calculated as shown below:
Therefore, the total access time is 67ns.
d)
Given:
TLB hit=5ns
Cache hit =12ns
Main memory=25ns (Memory reference)
Hard drive=200ms (Disk reference)
Hit ratio TLB=90%
Hit ratio cache=98%
Rate of Page fault=0.001%
d)

Explanation of Solution
TLB (Translation Look aside Buffer) miss, page table miss and cache hit:
- Translation Look aside buffer is special type of cache that is used to store the contents of the page table.
- The content of the TLB cache includes pairs of virtual page number, physical frame numbers.
- The page number that is required can be looked up inside the TLB.
- If the requested page number is found it is considered to be a miss, then the page number that is required is searched in the main memory’s page table.
- If the page entry is not found in the page table, there occurs a page fault .
- The access is made with the hard drive to bring the required data into the main memory.
- There is no possibility of the cache being hit in this scenario because the address is not present in the main memory itself
Therefore, this type of access is not possible.
e)
Given:
TLB hit=5ns
Cache hit =12ns
Main memory=25ns (Memory reference)
Hard drive=200ms (Disk reference)
Hit ratio TLB=90%
Hit ratio cache=98%
Rate of Page fault=0.001%
e)

Explanation of Solution
TLB miss and page table miss:
- Translation Look aside buffer is special type of cache that is used to store the contents of the page table.
- The content of the TLB cache includes pairs of virtual page number, physical frame numbers.
- The page number that is required can be looked up inside the TLB.
- If the requested page number is found it is considered to be a miss, then the page number that is required is searched in the main memory’s page table.
- If the page entry is not found in the page table, there occurs a page fault.
- The access is made with the hard drive to bring the required data into the main memory.
- The access will be getting restarted at this stage.
- The page number that is required can be looked up inside the TLB.
- If the requested page number is found it is considered to be a miss, then the page number that is required is searched in the main memory’s page table.
- Now the request page number is found at the page table of the main memory.
- There occurs a page hit.
- The value that is requested and found in the main memory may not be reflected at the cache.
- There occurs a cache miss.
- Then the main memory is accessed to bring the block to the cache.
Therefore, this type of access is possible and the total access time is calculated as shown below:
Therefore, the total access time is
Effective Access time (EAT):
- EAT is a measure of Hierarchal memory performance.
- A weighted average that utilizes the hit ratio and the relative access time of the levels present in successful order of the memory hierarchy is called as effective access time.
- The actual time of the access is based on the technology that is utilized to access the contents present at each level of the hierarchy.
Formula for the effective access time:
The formula for effective access time where the memory contains two levels that includes a main memory and the cache memory is obtained as shown below:
In the above formula,
Any access that is made is being split up into following ways:
- Virtual access
- Main memory access
If the contents are present in the TLB then it is called as hit, and if the element is not present in the TLB then the element is accessed at the page table.
If the element is present at the page table then it is a hit, if the contents are not present then the access is made at the main memory to bring the elements to the cache.
Now again the contents are searched at the cache now the data found is considered as a hit.
Want to see more full solutions like this?
Chapter 6 Solutions
The Essentials of Computer Organization and Architecture
- Can I get help with this case please, thank youarrow_forwardI need help to solve the following, thank youarrow_forwardreminder it an exercice not a grading work GETTING STARTED Open the file SC_EX19_EOM2-1_FirstLastNamexlsx, available for download from the SAM website. Save the file as SC_EX19_EOM2-1_FirstLastNamexlsx by changing the “1” to a “2”. If you do not see the .xlsx file extension in the Save As dialog box, do not type it. The program will add the file extension for you automatically. With the file SC_EX19_EOM2-1_FirstLastNamexlsx still open, ensure that your first and last name is displayed in cell B6 of the Documentation sheet. If cell B6 does not display your name, delete the file and download a new copy from the SAM website. Brad Kauffman is the senior director of projects for Rivera Engineering in Miami, Florida. The company performs engineering projects for public utilities and energy companies. Brad has started to create an Excel workbook to track estimated and actual hours and billing amounts for each project. He asks you to format the workbook to make the…arrow_forward
- Need help with coding in this in python!arrow_forwardIn the diagram, there is a green arrow pointing from Input C (complete data) to Transformer Encoder S_B, which I don’t understand. The teacher model is trained on full data, but S_B should instead receive missing data—this arrow should not point there. Please verify and recreate the diagram to fix this issue. Additionally, the newly created diagram should meet the same clarity standards as the second diagram (Proposed MSCATN). Finally provide the output image of the diagram in image format .arrow_forwardPlease provide me with the output image of both of them . below are the diagrams code make sure to update the code and mentionned clearly each section also the digram should be clearly describe like in the attached image. please do not provide the same answer like in other question . I repost this question because it does not satisfy the requirment I need in terms of clarifty the output of both code are not very well details I have two diagram : first diagram code graph LR subgraph Teacher Model (Pretrained) Input_Teacher[Input C (Complete Data)] --> Teacher_Encoder[Transformer Encoder T] Teacher_Encoder --> Teacher_Prediction[Teacher Prediction y_T] Teacher_Encoder --> Teacher_Features[Internal Features F_T] end subgraph Student_A_Model[Student Model A (Handles Missing Values)] Input_Student_A[Input M (Data with Missing Values)] --> Student_A_Encoder[Transformer Encoder E_A] Student_A_Encoder --> Student_A_Prediction[Student A Prediction y_A] Student_A_Encoder…arrow_forward
- Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill EducationStarting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSONDigital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
- C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSONDatabase Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage LearningProgrammable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education





