Processing stages: The processing of an instruction has number of operations. The operations are organized into particular sequence of stages. It attempts to follow a uniform sequence for all instructions. The description of stages are shown below: Fetch: It uses program counter “PC” as memory address to read instruction bytes from memory. The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction. It fetches “valC” that denotes an 8-byte constant. It computes “valP” that denotes value of “PC” plus length of fetched instruction. Decode: The register file is been read with two operands. It gives values “valA” and “valB” for operands. It reads registers with instruction fields “rA” and “rB”. Execute: In this stage the ALU either performs required operation or increments and decrements stack pointer. The resulting value is termed as “valE”. The condition codes are evaluated and destination register is updated centered on condition. It determines whether branch should be utlised in a jump instruction. Memory: The memory is been written with data and is been read in this stage. The value that is read is determined as “valM”. Write back: The results are been written to register file. It can write up to two results. PC update: The program counter “PC” denotes memory address to read bytes of instruction from memory. It is used to set next instruction’s address. Combinational circuits and HCL expressions: The computational blocks are been constructed by accumulating several logic gates into network. The restrictions are been shown below: Each of input for logic gate should be connected to any one shown below: One of system inputs, that is identified as primary inputs. Output connection for some element in memory. Output of some logic gate. Outputs obtained from more than two logic gates could not be linked together. The wire would be driven to different voltages. It can cause malfunction in circuit. The network should not contain cycles. The loops in circuit can cause ambiguity in function computed by network. The “HCL” denotes a hardware control language that is used for describing control logic of different processor designs.

Question

Want to see the full answer?

Answer 1

Question

Chapter 4.5, Problem 4.31PP

Program Plan Intro

Processing stages:

The processing of an instruction has number of operations.

The operations are organized into particular sequence of stages.

It attempts to follow a uniform sequence for all instructions.

The description of stages are shown below:

Fetch:

It uses program counter “PC” as memory address to read instruction bytes from memory.

The 4-bit portions “icode” and “ifun” of specifier byte is extracted from instruction.

It fetches “valC” that denotes an 8-byte constant.

It computes “valP” that denotes value of “PC” plus length of fetched instruction.

Decode:

The register file is been read with two operands.

It gives values “valA” and “valB” for operands.

It reads registers with instruction fields “rA” and “rB”.

Execute:

In this stage the ALU either performs required operation or increments and decrements stack pointer.

The resulting value is termed as “valE”.

The condition codes are evaluated and destination register is updated centered on condition.

It determines whether branch should be utlised in a jump instruction.

Memory:

The memory is been written with data and is been read in this stage.

The value that is read is determined as “valM”.

Write back:

The results are been written to register file.

It can write up to two results.

PC update:

The program counter “PC” denotes memory address to read bytes of instruction from memory.

It is used to set next instruction’s address.

Combinational circuits and HCL expressions:

The computational blocks are been constructed by accumulating several logic gates into network.

The restrictions are been shown below:

Each of input for logic gate should be connected to any one shown below:

One of system inputs, that is identified as primary inputs.

Output connection for some element in memory.

Output of some logic gate.

Outputs obtained from more than two logic gates could not be linked together.

The wire would be driven to different voltages.

It can cause malfunction in circuit.

The network should not contain cycles.

The loops in circuit can cause ambiguity in function computed by network.

The “HCL” denotes a hardware control language that is used for describing control logic of different processor designs.

Expert Solution & Answer

Want to see the full answer?

Check out a sample textbook solution

See solution

Students have asked these similar questions

Given the following addresses, which two addresses conflict in the cache: The numb of locations in the cache is 2048, the cahche is indexed by address bits 15 to 5 and the tag bits are from 31 to 16. (a) 0x0000 0100 (b) 0x0000 1400 (c) 0x0010 0100 (d) 0x0100 0140

5. RetailItem ClassWrite a class named RetailItem that holds data about an item in a retail store. The class should store the following data in attributes: item description, units in inventory, and price. Once you have written the class, write a program that creates three RetailItem objects and stores the following data in them: Description Units in Inventory PriceItem #1 Jacket 12 59.95Item #2 Designer Jeans 40 34.95Item #3 Shirt 20 24.95

Write a class named Patient that has attributes for the following data: First name, middle name, and last name Address, city, state, and ZIP code Phone number Name and phone number of emergency contact The Patient class’s _ _init_ _ method should accept an argument for each attribute. The Patient class should also have accessor and mutator methods for each attribute. Next, write a class named Procedure that represents a medical procedure that has been performed on a patient. The Procedure class should have attributes for the following data: Name of the procedure Date of the procedure Name of the practitioner who performed the procedure Charges for the procedure The Procedure class’s _ _init_ _ method should accept an argument for each attribute. The Procedure class should also have accessor and mutator methods for each attribute. Next, write a program that creates an instance of the Patient class, initialized with sample data. Then, create three instances of the Procedure class,…