Electric Motor Control
10th Edition
ISBN: 9781133702818
Author: Herman
Publisher: CENGAGE L
expand_more
expand_more
format_list_bulleted
Concept explainers
Question
Chapter 39, Problem 12SQ
To determine
Choose the correct option to find the location of the armortisseur windings.
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solution
Students have asked these similar questions
Please don't use AI
3) In the ideal autotransformer circuit shown below find 11, 12 and lo. Find the average power delivered to the
load. (hint: write KVL for both sides)
20/30° V(+
2-1602
200 turns
V₂
10 + j40 Ω
80 turns
V₁
11-2)
Now consider that white noise (i.e., noise with a PSD that is constant with frequency) is introduced in the channel of
the system described in the previous problem. An ideal low pass filter is used at the receiver input to reduce the noise
as much as possible, while transmitting the desired signal.
(a) By what factor should the cutoff frequency of the noise reduction filter be reduced in the 16-PAM case, compared
to binary?
(b) By what factor will the noise power at the decision circuit be reduced in the 16-PAM case?
(c) By what factor will the noise amplitude at the decision circuit be reduced in the 16-PAM case?
(d) To obtain the same symbol error rate for 16-PAM as for binary, how should the minimum level spacing for
16-PAM compare to binary?
(e) If the 16-PAM level spacing is adjusted according to part (d) above, by what factor will the average signal power
be increased in the 16-PAM case, compared to binary?
Chapter 39 Solutions
Electric Motor Control
Ch. 39 - Prob. 1SQCh. 39 - What is the effect of the starting winding of the...Ch. 39 - What are typical applications of synchronous...Ch. 39 - Prob. 4SQCh. 39 - A loaded synchronous motor cannot operate...Ch. 39 - Why must a discharge resistor be connected in the...Ch. 39 - Depending on their power factor ratings, what is...Ch. 39 - At what power factor do incandescent lights...Ch. 39 - Prob. 9SQCh. 39 - The speed of a synchronous motor is fixed by the...
Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, electrical-engineering and related others by exploring similar questions and additional content below.Similar questions
- 11-1) similar to Lathi & Ding, Prob. P.6.7-5 Data at a bit rate Rb must be transmitted using either binary NRZ polar signaling or 16-ary PAM NRZ polar signaling. (a) By what factor will the symbol rate be reduced in the 16-PAM case? (b) By what factor will bandwidth required from the (lowpass) channel be reduced in the 16-PAM case? (c) Assuming the minimum spacing between pulse levels must be the same in both cases, by what factor will the average power be increased in the 16-PAM case? [Hint: take the pulse amplitudes to be ±A in the binary case, and ±A, ±3A, ±5A,..., ±154, and recall that scaling pulse amplitude by a factor k scales the pulse energy by a factor R². Assume that the data is random, so that all 16 levels are equally likely, and that the same pulse shape is used in both cases.] Warning: Solutions to the textbook problem that are posted online are mostly wrong. Work it out for yourself.arrow_forward11-3) similar to Lathi & Ding, Prob. P.6.8-1 Consider the carrier modulator shown in the figure below, which transmits a binary carrier signal. The baseband generator uses polar NRZ signaling with rectangular pulses. The data rate is 8 Mbit/s. (a) If the modulator generates a binary PSK signal, what is the bandwidth of the modulated output? (b) If the modulator generates FSK with the difference fel - fco = 6 MHz (cf. Fig 6.32c), determine the modulated signal bandwidth. Binary data source Baseband signal generator Modulated output Modulator N-E---arrow_forwardFor the circuit shown, find (i) closed-loop voltage gain (ii) Z i of the circuit (iii) f_max. The slew rate is 0.6V/us. ((write your answer in Kilo ohm)) 2Vpp R ww 20 kQ R₁ ww 200 ΚΩ 9+18 V - 18 V 10 kn R₁₂ ΚΩ ((write your answer in KHz))arrow_forward
- illustrate the phenomenon of phase reversal in CE amplifier i- When signal current =OA, so IB-8uA ii- When input signal reaches positive peak, so IB=16uA ii- When input signal reaches negative peak, so IB=4uA R₁ www + Vcc = 12V Rc=6kn 16 A 8 μA 4 μА 0 www RE ẞ = 100 VCarrow_forwardIn the circuit shown, find the voltage gain. Given that ẞ = 80 and input resistance Rin=2kQ. SIGNAL +10 V Rc=6kn 4-2 210arrow_forwardFor the transistor amplifier shown, R₁-11kQ, R2=6kQ, Rc=2kQ, RE-3kQ and R₁=2k0. (i) Draw d.c. load line (ii) Determine the DC operating point (iii) Draw a.c. load line. Assume V_BE = 0.7 V. and determine the new operating point + Vcc = 15 V RC Cc Cin R1 wwwwww wwwww R₁₂ RE CE RLarrow_forward
- the first part is the second part write your answer such as: (AND, OR, INVERTER, NAND, NOR) D₁ AK D, R₁ B K First Part? the third part is , and the total are R4 R7 Output R5 R₁ T R6 R3 -UBB Second Part? Third Part? Total?arrow_forwardA multistage amplifier has six stages each of which has a power gain of 40. what is the - Total gain of the amplifier in db ? ii- If the negative feedback of 15db is employed, find the resultant gainarrow_forward9.36 Consider the finite-state machine logic implementation in Figure P9.36. (a) Determine the next-state and output logic expressions. (b) Determine the number of possible states. J1 Clk K₁ 101 Ут J2 Clk K₂ Clk Figure P9.36 0 y2 10arrow_forward
- 9.34 Consider the finite-state machine logic implementation in Figure P9.34. (a) Determine the next-state and output logic expressions. (b) Determine the number of possible states. (c) Construct a state assigned table. (d) Construct a state table. (e) Construct a state diagram. (f) Determine the function of the finite-state machine. T₁ x Clk Figure P9.34 Q Clk Q الا T₂ Q 32 Clk Q T3 Q Clk Q Узarrow_forward9.35 Consider the finite-state machine logic implementation in Figure P9.35. (a) Determine the next-state and output logic expressions. (b) Determine the number of possible states. (c) Construct a state assigned table. (d) Construct a state table. (e) Construct a state diagram. (f) Determine the function of the finite-state machine. Clk J Clk K₁ 10 Ут J2 Clk K₂ 10 32 Figure P9.35arrow_forward9.56 Using JK flip-flops, design a synchronous counter that counts in the sequence 1, 3, 0, 2, 1, ... The counter counts only when its enable input x is equal to 1; otherwise, the counter is idle.arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
