The design team for a simple, single-issue processor is choosing between two pipelined implementations. Here are some design parameters for the two possibilities: A B Clock Rate (MHz) 3500 2250 1 1 CPI for ALU instructions CPI for Control instructions CPI for Memory instructions 3.0 1.5 2.5 1.1 For a program with 20% ALU instructions, 15% control instructions and 65% memory instructions, which design will finish first? Give a quantitative CPI average for each case.

The design team for a simple, single-issue processor is choosing between two pipelined implementations. Here are some design parameters for the two possibilities: A B Clock Rate (MHz) 3500 2250 1 1 CPI for ALU instructions CPI for Control instructions CPI for Memory instructions 3.0 1.5 2.5 1.1 For a program with 20% ALU instructions, 15% control instructions and 65% memory instructions, which design will finish first? Give a quantitative CPI average for each case.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

A. The following measurements have been made using an architecture simulator for a processor design that is projected to have a clock rate of 1 GHz. What is the design's CPI? Instruction Frequency of CPI Class Occurrence R-type Load Branch 1 37% 25% 4 18% Store 20% В. vHow does this compare to using branch prediction to shave 1 cycle off the branch latency, but also increasing the number of cycles a store operation takes by 2 cycles?
I need the answer as soon as possible
computer organization and architecture
Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of 4. The same processor is upgraded to a pipelined processor with five stages, but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume there are no stalls in the pipeline. What is the speed up achieved in this pipelined processor? 5
H1
8. For a single cycle processor, the instruction breakdown of a program is listed as following. add 20% addi 20% not 0% beq 25% Iw SW 25% 10% What is the percentage of instructions that will use the output of sign extend circuit-module? a. b. What is sign extend circuit-module doing when its output is not needed for current instruction?
I need the answer as soon as possible
Microprocessor Question