Question 2: You are on the design team for a new processor. The clock of the processor runs at 200 MHz. The following table gives number of instruction for a Program A, as well as CPI, the instructions take, for the different classes of instructions. Турe Number of instructions CPI, ALU 50 Load 20 5 Store 10 Branch 20 a. Calculate the CPI for a Program A? b. Calculate the Execution time? 3. 2)

Question 2: You are on the design team for a new processor. The clock of the processor runs at 200 MHz. The following table gives number of instruction for a Program A, as well as CPI, the instructions take, for the different classes of instructions. Турe Number of instructions CPI, ALU 50 Load 20 5 Store 10 Branch 20 a. Calculate the CPI for a Program A? b. Calculate the Execution time? 3. 2)

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

2. Define Pipelining as related to improving processor performance, and then, calculate the number of cycles 5 instructions will take to execute, if each part of the machine execution takes 1 cycle time. a. Without pipelining - b. With pipelining –
Q2. For the following assume that values A, B, C, D, E, and F reside in memory. Also assume that instruction operation codes are represented in 6 bits, memory addresses are 64 bits, data size is 32 bits and register addresses are 5 bits. a. For each instruction set architecture shown in Figure A.1, how many addresses or names (including both memory and register), appear in each instruction for the code to compute C = A+ B, and what is the total code size? passor TOS Memory (A) Accumulator (C) Registry (D) Re loed oore Figure A.1 Operand locations for four instruction set architecture classes. The arrows indicate whether the oper and is an input or the result of the orithmetic-logical unit ALU operation, or both an input and result Lighter shoes indicate inputs, and the dark shode indicates the result in a top of stack (TOS) register points to the top input operand, which is combined with the operand below. The first operand is removed from the stack, the result takes the place of the…
Assuming the same instruction mix listed in Problem 7, what is the average execution time across all instructions?
Assume all of Pep/9's main memory is filled up with unary instructions. How many steps are there in each one? B) If there are no unary instructions, how many instructions can fit in the main memory? An equal number of unary and nonunary instructions are stored in the main memory. What is the total number of instructions?
what is the CPU time if the number of instructions executed by the program is 500, cycles per instruction is 5 and the clock cycle time is 200 ps ? a) 1000 secb) 50000 secc) 500000 secd) 10000 sec answer
Use the register and memory values in the table below for this question. Assume a 32-bit machine. Assume each of the following questions starts from the table values; that is, DO NOT use value changes from one question as propagating into future parts of the question a) Give the values of R1, R2, and R3 after this instruction: sub R1, R2, R3b) What values will be in R1 and R2 after this instruction is executed: lw R2, 8(R1)c) What values will be in R2 and R4 after this instruction is executed: addi R2, R4, 0x0020
The fetch-execute cycle can be simply described by the following algorithm: the program counter increment the end repeat Blank # 1 Blank # 2 Blank # 3 Blank # 4 Blank # 5 Blank # 6 forever the instruction pointed to by the program counter to point at the next instruction the instruction the instruction A A/ A A/
The Figure 1 below shows the Amdahl's law for multiprocessor (speedup vs. number of processors), where f is the fraction of code that is parallelizable. Analyse the figure below and select the statements that are TRUE: 20 f= 0.95 f = 0.90 5. f= 0.75 f= 0.5 10 100 1000 Number of Processors Figure 1. Amdahl's Low for multiprocessor Select one or more: A. Having M processors will speedup the overall system performance times M B. When f is small, the use of parallel processors has little effect C. There is much benefit of multiple processors even if the code execution is mostly serial D. As number of processors increase there are diminishing returns for using more processors dnpads
The following table shows the number of instructions when running a program on a computer: Arithmetic Store Load Branch Total 7 7 25 Assume that Arithmetic instruction takes 1 cycle, Store and Load instructions take 3 cycles each, and Branch instruction takes 2 cycles. Calculate the average CPI.
For the following machine specs: .The 2-bus processor supports 10 instructions only: add, sub, Id, Idr, st, la, shr, stop, Nop, and not. b. Load store machine. c. 24 general registers. d. 24 MB of memory address space. e. 2-address arithmetic operations. f. PC and MA are 24 bits. е. g. IR and MD are 32 Design the machine by following the steps bellow: 1) Draw the machine instruction. 2) Draw the overall design based on the 2-bus microarchitecture. 3) Design and draw the register file. 4) Write RTN, Concrete RTN and the control sequences for all the instructions (use any control signals you may find necessary). 5) Design the control unit for the machine, show the generation of the logic for the following control signals only (Coup, PCouts Sra, Cin, and End). 1
You have been contracted to design a memory system for a computer. Assuming the processor has 20 address lines, determine the number of 16 KB memories that can be placed (without overlapping) in the memory space of a processor.