Q1/ in fig -1- 1- identify the address range of the memory chip 2- Exchange As and As, and identify the address range of the memory chip 3 Connect O; to CE of the memory chip in place of Ot , and identify the address range of the memory chip 4- Replace the 2k memory chip with the 1k memory chip , identify the address range and the mirror acdress range of the memory chip. 5- If we used all the output line (Os-0:) of the decoder to select eight memory chips of the same size as the 6116, what is the total range of the memory map.

Q1/ in fig -1- 1- identify the address range of the memory chip 2- Exchange As and As, and identify the address range of the memory chip 3 Connect O; to CE of the memory chip in place of Ot , and identify the address range of the memory chip 4- Replace the 2k memory chip with the 1k memory chip , identify the address range and the mirror acdress range of the memory chip. 5- If we used all the output line (Os-0:) of the decoder to select eight memory chips of the same size as the 6116, what is the total range of the memory map.

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

Assume that the contents of 8086 microprocessor registers are: DS= 3300H, CS-1033H, SS= 1614H, SP= 1200H, and IP= 3400H. If the stack memory located at physical memory location 26130H, does the segment cover this range? If not, what changes need to be made?
Question 2: The HCS12 registers have the values shown in the attached table.Where X, means the values is undefined. Answer the following:A. What is the HCS12 operational mode?B. What is the value on port B pins?C. What is the value on pins PT4-PT7?D. What is the value of X in PTT register?E. Is port B working in full or reduced power?F. What is the pins configuration of CAN2 and CAN4?
a) 16 pieces of 32Kx8 SRAM are connected to 8088 to address the 00000H-7FFFFH memory region. This circuit uses 3 separate decoders to select the appropriate memory regions. Draw this circuit showing the address, data and control connections. (Do not buffering.) b) 8 pieces of 32Kx8 SRAM will be connected to the circuit in a way to form the address space C0000H-FFFFFH. Accordingly, draw the new circuit to be added to the above circuit. (You can use additional decoder or gate circuit.)
Microprocessor
Question 4 a) Show the output waveform of a NAND gate with the inputs A, B, and C indicated in the figure below. A C b) A cache has been designed such that it has 1024 lines, with each line or block containing 8 words. Determine the line number, tag, and word position for the 20-bit address 3E9D216 using the direct mapping method. c) The table below represents 10 lines from a 256 line cache that uses direct mapping with a block size of 4 words. Identify the address of the shaded data (8C16). 3 Line# |Tag Word 00 Word 01 Word 10 Word 11 10 110101 12 34 56 78 01010154 l000111 29 32 6A D3 8C A2 BC 12 ED F3 3 001100 33 2C C8 14 110011 9A D8 FO
A two-way set associative cache memory uses blocks of four words. The cache can accommodate a total of 512 words from main memory. The main memory size is 4096 x 16 bits. Formulate all information required to construct the cache memory. How many bits are there in TAG, BLOCK (row) and WORD (column) fields?
3- The data output waveform shown in Fig. (4-8) is related to the clock as indicated. What binary number was stored in the register if the first bit out is the LSB? Data out clock. Binary number
2- What is the state of the register in Fig. (4-7) below after each clock pulse if it starts in the 1101101001 Data in Dataout CLK 10- bit register (2) s LT Data _' l—] input Fig. (4-7) a) Block diagram of 10- bit shift register. b) Timing diagram of clock and data input.
e t n Se 11 • REC Assume a very simple microprocessor with 12 address lines with which we wish to implement only a quarter of the largest addressable memory using the same 512x8 memory chips. Physical memory must be placed on the upper half of the memory map. a. What is the size of the memory implemented? b. How many memory chips would be needed to implement this memory space? c. How many lines would each chip require to address its internal memory cells? d. How many lines would be required to select each chip e. Draw a simplified partial address decoding table listing all the memory chips as (MEMO, MEM1, MEM 2. etc.) and show the lines used for address decoding (chip selection) and those used to address internal memory cells. Fill the table appropriately with 1's, O's and X's (don't cares). 4. Consider the data definition statement below. num1 WORD 192AH array1 WORD OA23BH, 7EA1H, 5BEFH a. Write assembly code to compute the size of the data label array1. b. Write assembly code to add…
Consdier a main memory with 32-bit addresses, access time of 100 clock cycles, and a cache in the memory hierarchy as described in the table below. a)What is the Average Memory Access Time (AMAT) when using this cache in the memory hierarchy?
A system with 16 bits address bus can access 2^16 memory space. Estimate the size of each memory IC that will require for a memory module if the number of bits required for the chip select is 8