Please explain in detail every step. Thanks 1. Find the total CPI of a computer system using two-level caching under the following assumptions: • base CPI: 1.2 (including primary cache hit time) primary cache hit rate: 95% • chance of missing both primary and secondary cache: 1% • secondary cache hit time: 5ns • Clock rate: 2GHz • main memory access time: 80ns

Q: Please solve given two questions in given figures please.

A: Cache misses: when an application or component requests for data from cache memory but it is not…

Q: Consider a computer with the following characteristics: total of 256 M bytes of main memory; word…

A: The complete answer is given below.

Q: Determine the number of bits for each cache for the , , and address bits cache size block size…

A: As per answering guidelines solving the first 3 sub question 1. Block size = 16B So block offset…

Q: Some portion of cache system B represented a 2 way set-associative mapping cache system. The system…

A: The answer is given below:-

Q: Suppose a computer using set associative cache has 221 words of main memory and a cache of 64…

A: I have answered this question in step 2.

Q: A cache of 2048 blocks, an eight-word block size, and a 32-bit address. Compare between the total…

A: Given: Number of blocks = 2048 = 211 Block size = 8 words Address = 32 bits

Q: A two way set associative cache can host 32 KB (Kilobyte) of memory data with 16-word block. The…

A: Given that, Cache size= 32 KB Block size= 16 W Number of bits in memory system= 32 In two way set…

Q: Consider a computer with the following characteristics: total of 1Mbyte of main memory: word size of…

A: Given that- Maximum memory size = 1 MB. Word size = 1 Byte. Block size = 16 bytes Cache size = 64…

Q: If memory read cycle takes 100 ns and a cache read cycle takes 20 ns, then for four continuous…

A: Memory Read cycle : 100nsCache Read cycle : 20ns Four continuous reference is done - one reference…

Q: 1. Assume that L1 cache can be written with 16bytes every 4 processor cycle, the time to receive the…

A: Given that, The block size of L1 is 64 bytes. So here we have to wait for the entire 64 bytes to be…

Q: Assume you have a 8-way set associative cache having 16K lines each having capacity of 8 Bytes. A…

A: A.  Block size = 8 bytes So # of data bytes brought= size of block = 8

Q: A computer has a 256 Kbyte, 4-way set associative, write back data cache with block size of 32…

A: 4-way set associative - 256 Kbyte  Cache block size - 32 Bytes.  Cache tag directory contains -  2…

Q: TLB LRU MEM LRU 5 A 5 A B 3 2 3 4 5 6 7 8 OSA B D E F 9 C 0 2 3 1 1 1 1 1 1. Show the breakdown of…

A: Page faults occur in a virtual memory system when a requested page, referenced by a virtual address,…

Q: (A) For each reference, list (i) its tag, index, and offset, (ii) whether it is a hit or a miss, and…

A: For Direct mapping of cache, Line no = block no mod(no of cache lines) Here, offset= 0-4 = 5 bits=32…

Q: Suppose a byte-addressable computer using set associative cache has 224 bytes of main memory and a…

A: In a set-associative cache, the memory address is divided into three main fields: tag, set, and…

Q: Suppose a byte-addressable computer using set associative cache has 2^24 bytes of main memory and a…

A: The question is asking to determine the format of a memory address as seen by the cache in a…

Q: Assuming a base CPI of 1.0 without any memory stalls, what is the total CPI for P1 with the addition…

A: Given: Base CPI=1.0 Assumption: Assume that main memory accesses take 70 ns. Assume that, number of…

Q: A computer has a 256 KB, K-way set associative write-back data cache with block size of 32 B. The…

A: Introduction  Given  K-way set associative write-back data cache  Cache size = 256 kB  Block size 32…

Q: For a direct-mapped cache design with a 64-bit address, the following bits of the address are used…

A:

Q: Given a 2-way set-associative cache with 2 entries (sets) and 1 byte block size (no offset), what is…

A: