Memory location2017H through 2020H contain, respectively, OAH, 9BH, C2H, and A8H. What does AX or AL contain after each instruction? (Assume that SI=2017H, BP=0001H, DS=0000H) (a) MOV AL, [SI]; (b) MOV AL, [SI+2]; (c) MOV AX, [SI][BP] ; (d) MOV AX, 0592H; (e)MOV AL, [SI+BP+2] ;

Memory location2017H through 2020H contain, respectively, OAH, 9BH, C2H, and A8H. What does AX or AL contain after each instruction? (Assume that SI=2017H, BP=0001H, DS=0000H) (a) MOV AL, [SI]; (b) MOV AL, [SI+2]; (c) MOV AX, [SI][BP] ; (d) MOV AX, 0592H; (e)MOV AL, [SI+BP+2] ;

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: 74-6 0-3 size of Instruction register (IR) =1 BYTE NOTE: the value of pc (B)H and the value of…

A: Answer: option c line 3

Q: alled TAD that works as follows: Instruction TAD (AC=M[EA1]+M[EA2]) Hint: EA1 and EA2 are two…

A: It is defined as the operations executed on values that are stored in registers are called as…

Q: 3) – Find the contents of R20 after each instruction of the following codes is executed: (a) LDI…

Q: (a) Briefly explain how several Full-Adder circuits can be chained together to add up multi-bit…

A: 3a) Assume we have to add n bits. The extra complexity with n-bit addition is that the ‘carry’ bit…

Q: Q1/ two bytes 32 and 17 stored at (0500H] and [0501H] respectively. Write an instruction sequence…

A: The provided things are as follows: Given:- Two bytes 32 and 17 are stored at [0500H] and [0501H]…

Q: 1. After the PUSH and POP instructions, where does the stack pointer go?

A: Note: There are multiple questions are given in one question. According to the rule, you will get…

Q: The following To what famil a) Branch b) Call c) Function Un di Memory Re

A: Given instruction (A8 23 60 D1) in binary format will be = 1010 1000 0010 0011 0110 0000 1101 0001…

Q: H\W: assume Ds= 2400, show the content of register as each the following instruction execute Mov Bx,…

A: The register is created as the storage area built in the central processing unit. The most modern…

Q: Analyse the following from program and specify the data in registers and memory location after the…

A: The first instruction ORG 1000H sets the current address during assembly to be 1000H. The second…

Q: Given the C code below: i=03; while(i < m){ j-0 while (j < n){ list[4*j] = i+ j; j++; i++; Write the…

A: converting c code into LEGv8 Assembly code

Q: Consider the following C language instruction. A[10] = ((f+g) – (h+A[5])) + 100; Translate the above…

A: Consider the following C language instruction.A[10] = ((f+g) – (h+A[5])) + 100;Translate the above…

Q: Q2) Determine the addressing mode for each of the following instruction: a- MOV DI, 200 b- IN AL, 3F…

A: Addressing mode refers to the way in which the operand of a instruction is specified. The different…

Q: Treat the register names R1, ..., R7 as well as the memory cell names PC, N, Z and P as variables…

A: Answer: 1).IINSTRUCTION :0001010110000111. Hex number :EB 2F3F 6BEF Hex signed 2 complements: 0000…

Q: 6) Fill in the requested register values that come on the right side for the following instruction…

A: Below is the solution

Q: 2) How should the pointer with segment base address equal to A00016and offset address 55FF16 be…

A: Even addressed word:In this,If the least significant bit of the address is 0, the word is said to be…

Q: XCHG [CS],[BX] is a valid instruction. Select one: O True O False

A: XCHG instruction is used to exchange the values on register pairs HL and DE

Q: Assembly language 218 Q18: Given the code fragment: lst dd 2, 3, 5, 7, 9 mov rsi, 4 mov eax, 1…

A: lst dd 2, 3, 5, 7, 9 The above statement tells that it is sized of double, so each and every element…

Q: Ex2) Translate the following C code into RISC-U instruction & B[4]=C-A[5] X6 (7) XII XIO (5)

A: Here we have given translated code from C to RISC-V. You can find the solution in step 2.

Q: 3. Find out the MIPS instructions for the following code: A = B - X[4]; If(A >= C){ C - 800; D =…

A: SUMMARY: - hence, we got the desired output.

Q: g instruction sequence where registers R1,R2 and R3 are general purpose and MEMORY[X] denotes the…

A: The given code is iterating 10 times and incrementing the contents of locations 3000 to 3000+i by…

Q: 1- LEA DI. [BX+50H] Suppose BX=1E3H, DI-3034H and [BX+501-58H. The DI content after executing the…

A: Introduction :Given ,A 8086 instruction , LEA DI , [ BX + 50H] And we have asked for the Content of…

Q: Given that SI contains 0050H. If after executing the instruction MOV [SIJ, AH the content of AH is…

A: Answer: The content of DS is added to the offset.

Q: Q2: Calculate the physical address for the following instruction (MOV DX, [SI]) knowing that the…

Q: Please help me with this Computer science homework

A: The table provided is a single-cycle datapath with five segments: Instruction Fetch, Instruction…

Q: Given BX is 2839H, and CL is 04H. Give the content of BX register and C flag after execution of each…

Q: use: Microchip Studio and ATmega328p Activity 2: SUB instruction flags Write and assemble the…

A: Here is the program written in assembly language for the ATmega328p microcontroller to perform the…

Q: XCHG (BX],[DS] is a valid instruction. Select one: O True O False

A: XCHG is a instruction that is used to exchange the contents of 2 registers or 2 memory locations.

Q: Given BX is 2839H, and CL is 04H. Give the content of BX register and C flag after execution of each…

Q: Show the code to perform the computation X=4 + (B + C) *D + E using microprocessors which use the…

A: Given that, X = A + (B + C) * D + E using microprocessors whIch use the instruction formats shown…

Q: Q4) Determine the physical address and its final contents accessed by each of the following…

A: Please see the below step for solution.

Q: Q: For a basic computer that is currently running in its timing TO of execution for an instruction…

A: SUMMARY: - hence we discussed all the points.

Q: (a) Write an 8085 assembly language program to solve the following equation. X=(PxQ) + (R x S)…

A: Below I have provided assambly language for the given question. Also, I have attached a screenshot…

Q: Find the physical destination address of last instruction below. MOV BX,0AAH MOV AX,1BBH MOV…

A: Given: MOV BX,0AAH MOV AX,1BBH MOV DS,AX MOV [BX],AX Our Task:Find the physical destination address…

Q: a) Assume an instruction needs to be fetched that is located at physical memory location 439B2h and…

A: a) Assume an instruction needs to be fetched that is located at physical memory location 439B2h and…

Q: Subject name: Microcomputer Principle Application Determine the data in AL after the following…

A: The answer is given in the below step

Q: H.W.: Consider a hypothetical machine with two steps instruction cycle: fetch cycle and execute…

A: a) The first two bits of an instruction provide the opcode, while the following six bits specify the…

Q: write ALP, assume Ds= 2400h show the content of register as each the following instruction execute…

A: Introduction write ALP, assume Ds= 2400h show the content of register as each the following…

Concept explainers

Computer Fundamentals

The computer is termed computation. For calculating or computing something the device that has been used is known as the computer. Or we can say that for performing a fast arithmetic operation the device that has been used is a computer. Storing, processing, and retrieving are the main features of a computer. 

Question

Memory location2017H through 2020H contain, respectively, OAH, 9BH, C2H, and A8H. What does
AX or AL contain after each instruction? (Assume that SI=2017H, BP=0001H, DS=0000H)
(a) MOV AL, [SI];
(b) MOV AL, [SI+2];
(c) MOV AX, [SI][BP] ;
(d) MOV AX, 0592H;
(e)MOV AL, [SI+BP+2];

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Computer Architecture (6) Consider a computer that has a number of registers such that three registers R0=1500, R1=4500, and R2=1000.Show the effective address ofmemory and the registers contents in each of the following instructions.(assume that all numbers are decimal and instruction format Op-Code Source, Destintation). 1- ADD R1,R2 2- Load 500 (R0), R2 3- ADD 400, R1 4- SUBTRACT (5000), R2 5- ADD #300, R2
Problem 6 Assume that the instruction MOV EAX,[EBX+4*ECX] is to be encoded by a Pentium processor operating in the 16 bit instruction mode. Express the instruction in machine code (Hex). ΒΥΤΕ ΒΥΤΕ ΒΥΤΕ BYTE ΒΥΤΕ ΒYΤΕ ΒΥΤΕ 3 4 5. 6. ADDRESS REGISTER SIZE - OPCODE D MOD REG RM SCALE LOW HIGH LOW HIGH SIZE - 67H 66H or SEGM OVERRIDE PREFIX (3 bits) DATA (6 bits) (2 bits) (3 bits) D INDEX ΒΥΤΕ DISP/ DATA DISP/ DATA DATA
Q2: Answer the following: A: What is the machine language equivalent for this instruction that appear in a program? SBB AX. [BP+65H]; Where the Op code for (SBB-000110) 2. MOV SS:[BP+DI+23A1], CX; where the opcode for (MOV = 100010) Table 1. MOD field for the 16-bit instruction mode Table 2. 16-bit R/M memory - addressing mo MOD Function R/M Code Addressing Mode 00 No displacement 000 DS:[BX+SI] 01 001 DS:[BX+DI] 8-bit sign-extended displacement 16-bit signed displacement 10 010 SS:[BP+SI] 11 R/M is a register 011 SS:[BP+DI] 100 DS:[SI] 101 DS:[DI] 110 SS:[BP]* 111 DS:[BX] Table 3. REG and R/M when MOD = 11 assignments Code W = 0 (Bytc) W = 1 (Word) 000 AL AX 001 CL CX 010 DL DX 011 BL BX 100 AH SP 101 CH BP 110 DH SI 111 BH DI W = 1 (Doubleword) EAX ECX EDX EBX ESP EBP ESI EDI
(a) In MIPS machine language, the R format instructions need an additional field (the “funct” field) to specify the instruction type (“add”, “sub”, etc.). Why can’t this be done using just the 6-bit “op” field, which all MIPS instructions have, instead? (b) Give a sequence of MIPS assembly language instructions that adds the contents of $s0 and $s1, storing the result into $s0, if the contents of $s1 are greater than 6. Otherwise, the contents of $s0 should be incremented by 28. In either case, afterwards the contents of $s0 should be copied into $s2. (c) Suppose that the starting address of an array of words is stored in $s0. Give a MIPS assembly language instruction that loads the contents of the second word in the array into $s1. (d) Suppose that A and B are defined using “A: .word 0”, and “B: .space 100”. Give a sequence of MIPS assembly language instructions that calls a procedure “P” with its two arguments being the contents of A and the address of B, using the standard procedure…
6. What is the address of executing the following instruction: MOV CX, [FEH] if you know that DS= DC00H? OCL: DCOFEH, CH: DCOFFH OCL: DCFEH, CH: DCFFH CL: DCFFH, CH: DCFFH CL: DCOFFH, CH: DCOFFH
1
What will be the values stored in registers r1 and r0 after the execution of the instruction mul r16, r17 if r16 and r17 originally contain the following values? (a) 0x58 and 0x37 (b) 0x29 and 0x49
25-
Assume a 5-stage pipelined CPU (IF – ID – MU- EX – WR) requires following time for different sections: Required time 15 ns Pipeline stages Fetch Unit Decode Unit 10 ns 20 ns Memory Unit Execution Unit 8 ns 15 ns Write back Unit The maximum delay required to transfer contents from one state to another is 2ns. a) Show the time steps of pipelining stages for the first 10 instructions of a program. Assume that Instruction-4 is a conditional loop instruction. If the condition is TRUE, CPU runs instructions: 7 - 9 twice. Please note that a single-port RAM is used with the system, such that CPU read only one data from RAM or save only one data to RAM at a time. Calculate the execution time for the first 10 instructions of a program as well. b) Show the time steps and calculate the execution time for above problem while a multiport RAM is used with the system.