Memory implementation load in 16 Memory 0 RAM (16K) 16,383 16,384 Screen address (8K memory 15 map) 24,575 24,576 Keyboard Usage: out 16 Hello, world Addresses 0-16,383: data memory Addresses 16,384-24,575: screen memory map Address 24,576: keyboard memory map When interacting with the Memory chip, how can it differentiate between an address for the screen memory map, the keyboard register, and RAM16? What are the bus sizes for each chip in Memory.hdl? What does the load pin accomplish? How is it used for the Memory chip? ☐ Play through scenarios for the value of load and what SHOULD happen to each part of memory. How can the chip differentiate where load should go?

Memory implementation load in 16 Memory 0 RAM (16K) 16,383 16,384 Screen address (8K memory 15 map) 24,575 24,576 Keyboard Usage: out 16 Hello, world Addresses 0-16,383: data memory Addresses 16,384-24,575: screen memory map Address 24,576: keyboard memory map When interacting with the Memory chip, how can it differentiate between an address for the screen memory map, the keyboard register, and RAM16? What are the bus sizes for each chip in Memory.hdl? What does the load pin accomplish? How is it used for the Memory chip? ☐ Play through scenarios for the value of load and what SHOULD happen to each part of memory. How can the chip differentiate where load should go?

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 1RP

See similar textbooks