A compulsory cache miss happens the first time the CPU reads any bytes in a memory Such cache misses are inevitable, and the entire memory block must be brought into the How many compulsory misses in the data cache will occur when running the above cod Give your gnswer in a base 10 number (and only write down the number).
A compulsory cache miss happens the first time the CPU reads any bytes in a memory Such cache misses are inevitable, and the entire memory block must be brought into the How many compulsory misses in the data cache will occur when running the above cod Give your gnswer in a base 10 number (and only write down the number).
Computer Networking: A Top-Down Approach (7th Edition)
7th Edition
ISBN:9780133594140
Author:James Kurose, Keith Ross
Publisher:James Kurose, Keith Ross
Chapter1: Computer Networks And The Internet
Section: Chapter Questions
Problem R1RQ: What is the difference between a host and an end system? List several different types of end...
Related questions
Question
![Consider the following C code:
int A[16];
int B[16];
int m;
...
//A large chunk of code that does NOT access
//arrays A and B.
..
for (int i=0; i<10; i++) {
for (int j=0; j<16; j++) {
B[j] = m * A[j] + B[j];
}
}
Assume this program runs on a 32-bit machine, i.e., the CPU loads/stores 4 bytes from memory
in one go. This machine has a 16-bit memory address, and each memory block stores 16 bytes.
This machine has a direct-mapped data cache with 16 cache lines.
Array A starts at address O, and B starts at address 256 - both arrays begin at a memory block
boundary. Each element of arrays A and B occupies 4 bytes. The values of i, j, and m are stored
in CPU registers.
Q5.1
A compulsory cache miss happens the first time the CPU reads any bytes in a memory block.
Such cache misses are inevitable, and the entire memory block must be brought into the cache.
How many compulsory misses in the data cache will occur when running the above code?
Give your answer in a base 10 number (and only write down the number).](/v2/_next/image?url=https%3A%2F%2Fcontent.bartleby.com%2Fqna-images%2Fquestion%2F28b83179-3bea-434e-892e-0abcd546a6b9%2F6e844d95-0897-4c37-a42b-41758219fc68%2F4r646cp_processed.png&w=3840&q=75)
Transcribed Image Text:Consider the following C code:
int A[16];
int B[16];
int m;
...
//A large chunk of code that does NOT access
//arrays A and B.
..
for (int i=0; i<10; i++) {
for (int j=0; j<16; j++) {
B[j] = m * A[j] + B[j];
}
}
Assume this program runs on a 32-bit machine, i.e., the CPU loads/stores 4 bytes from memory
in one go. This machine has a 16-bit memory address, and each memory block stores 16 bytes.
This machine has a direct-mapped data cache with 16 cache lines.
Array A starts at address O, and B starts at address 256 - both arrays begin at a memory block
boundary. Each element of arrays A and B occupies 4 bytes. The values of i, j, and m are stored
in CPU registers.
Q5.1
A compulsory cache miss happens the first time the CPU reads any bytes in a memory block.
Such cache misses are inevitable, and the entire memory block must be brought into the cache.
How many compulsory misses in the data cache will occur when running the above code?
Give your answer in a base 10 number (and only write down the number).
Expert Solution

This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
Step by step
Solved in 2 steps

Recommended textbooks for you

Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON

Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science

Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning

Computer Networking: A Top-Down Approach (7th Edi…
Computer Engineering
ISBN:
9780133594140
Author:
James Kurose, Keith Ross
Publisher:
PEARSON

Computer Organization and Design MIPS Edition, Fi…
Computer Engineering
ISBN:
9780124077263
Author:
David A. Patterson, John L. Hennessy
Publisher:
Elsevier Science

Network+ Guide to Networks (MindTap Course List)
Computer Engineering
ISBN:
9781337569330
Author:
Jill West, Tamara Dean, Jean Andrews
Publisher:
Cengage Learning

Concepts of Database Management
Computer Engineering
ISBN:
9781337093422
Author:
Joy L. Starks, Philip J. Pratt, Mary Z. Last
Publisher:
Cengage Learning

Prelude to Programming
Computer Engineering
ISBN:
9780133750423
Author:
VENIT, Stewart
Publisher:
Pearson Education

Sc Business Data Communications and Networking, T…
Computer Engineering
ISBN:
9781119368830
Author:
FITZGERALD
Publisher:
WILEY