1) For an NMOS differential pair with a common-mode voltage VCM applied, as shown in the figurebelow, let VDD = Vss =1.0 V, kn'= 0.4 mA/V², (W/L)1,2= 10, Vin= 0.4 V, I = 0.16 mA, Rp = 5 kN,and neglect channel-length modulation.a) Find Voy and VGs for each transistor.b) For VCM = 0, find Vs, ID1, ID2, VD₁, and VD2.c) Repeat (b) for VCM =+0.4 V.d) Repeat (b) for VCM =-0.1 V.e) What is the highest value of VCM for which Q₁ and Q₂ remain in saturation?f)If current source I requires a minimum voltage of 0.2 V to operate properly, what is the lowestvalue allowed for Vs and hence for VCM?UGIRpUDIOVIDIQ₁ipVDD-Vss'D2 VAOp2YRD-0 U/p₂VG2

Answered: Image /qna-images/answer/57c4f76a-c34b-4d8c-bc84-0d3d337c2dd9.jpg

1) For an NMOS differential pair with a common-mode voltage VCM applied, as shown in the figure below, let VDD = Vss=1.0 V, kn'= 0.4 mA/V², (W/L)1,2= 10, Vm= 0.4 V, I = 0.16 mA, RD = 5 ks, and neglect channel-length modulation. a) Find Voy and VGs for each transistor. b) For VCM = 0, find Vs, ID1, ID2, VD1, and VD2. c) Repeat (b) for VCM =+0.4 V. d) Repeat (b) for VCM =-0.1 V. e) What is the highest value of VCM for which Q1 and Q2 remain in saturation? f) If current source I requires a minimum voltage of 0.2 V to operate properly, what is the lowest value allowed for Vs and hence for VCM? VDD

1) For an NMOS differential pair with a common-mode voltage VCM applied, as shown in the figure below, let VDD = Vss=1.0 V, kn'= 0.4 mA/V², (W/L)1,2= 10, Vm= 0.4 V, I = 0.16 mA, RD = 5 ks, and neglect channel-length modulation. a) Find Voy and VGs for each transistor. b) For VCM = 0, find Vs, ID1, ID2, VD1, and VD2. c) Repeat (b) for VCM =+0.4 V. d) Repeat (b) for VCM =-0.1 V. e) What is the highest value of VCM for which Q1 and Q2 remain in saturation? f) If current source I requires a minimum voltage of 0.2 V to operate properly, what is the lowest value allowed for Vs and hence for VCM? VDD

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

4. Sketch typical output characteristics for an enhancement mode long- channel n-type MOSFET. Show the gate voltage (V2) increasing in linear steps (e.g. Vg = 1 V, 2 V, 3 V, 4 V). Indicate on the characteristics where the onset of the saturated drain current (lasat) occurs for each curve. Give this drain voltage (Va) in terms of threshold voltage (V:) and Vg. 5. Show the effect of channel length modulation on the curves in part (4). Explain why channel length modulation occurs and why it is more prominent in short gate-length devices than in long gate-length devices.
D Question 4 Find the base and collector currents for each of the following two circuits. Assume a base- emitter voltage of 0.7. R1 1 Meg R1 1 Meg. R2 5k Q1 generic AND .op .model generic NPN(BF=100) R2 10k Q1 generic R3 10k + .op .model generic NPN(BF=100) Vcc Vcc 10.7 10.7
VcC R2 RC- RI RL R1 RE VEE Assume: B=100, VA=150, Vcc=12V, VɛE=GND, R=2K, R1=160K, R2=300K, Rɛ=3K, Rc=2.2K, and R1=100K. A.)For the circuit draw the AC equivalent circuit (including the small signal model for the transistor). Then compute r„, ľo, and gm. Then compute Av (the gain for the entire circuit), and Rin (for the whole circuit). B.)Convert the circuit to a common-collector circuit. Draw the new circuit (assume the same values for the input and load resistances). Then compute the terminal voltage gain, and Rin (for the whole circuit), re-computing any parameters that you need to solve.
For the circuit shown for both transistor the VpD =6 V, VTN = 0.7V. What is the ratio KD/KL that make (i) output voltage 0.5 V, Vị= 5V, (ii) output voltage 5V, V = 0.2V. (Verify any assumption) VDD Load: VINL. KL. iDD Driver: "DSD VIND. Kp "GSD
Multiple-choice questions: 1. When BJTs are used in digital circuits they usually operate in the: a. active region b. breakdown region c. saturation and cutoff regions d. linear region 2. Often a common-collector will be the last stage before the load; the main function(s) of this stage is to: a. provide voltage gain b. provide phase inversion (Inverting) c. provide a high-frequency path to improve the frequency response d. buffer the voltage amplifiers from the low-resistance load and provide impedance matching for maximum power transfer 3. A decrease in base current of a C.E. amplifier causes the voltage measured between the emitter and the collector to increase. a. True b. False
The parameters of the transistor below are VTN = 0.6 V and Ka = 0.5 mA/V?, find the value of R1, R2, Rp such that IpDQ = 0.5689 mA, VDSQ = 1 V and R1+R=90 k2. Sketch the load line and plot the Q-point. v*= +2.5 V Rp R R2 V---2.5 V ww
(iii), Why is the voltage-divider bias the preferred bias configuration? (iv) In a certain voltage-biased npn transistor, VB is 2.95 V. The DC emitter voltage is (a) 0.7 V (b) 2.95 V (c) 2.25 V (v) The emitter current is always (a) greater than the base current (b) less than the collector current (c) greater than the collector current (d) 3.65 V (d) answers (a) and (c)
1. Derive the Avf, Rif, Rof, R’of for the circuit shown in figure 1. For each transistor theh-parameters, hie and hfe are equal.
The parameters of the transistor below are VTN= 0.6 V and K = 0.5 mA/V?, find the value of R1, R2, Rp such that Ipq = 0.5689 mA, VpsQ = 1 V and R1+R=90 k2. Sketch the load line and plot the Q-point. v+ = +2.5 V Rp R1 R2 V-=-2.5 V ww
Determine the VDS and the drain current for the E-MOSFET circuit shown. The data sheet for this particular MOSFET gives ID(ON)=500 mA at VGS=10 V and VGS(th)=1 V.
4. A PMOS transistor has W/L=10 with process parameters kp = 30HA/V' and Vip =-0.6V. For each of the cases below, calculate the current lo. Assume VDD = 3V. a) VsG = 1V, VsD = 3V b) Vsc 3V, Vsp = 2V
d. The maximum drain current for the 2N4351 n-channel enhancement-type MOSFET is 30 mA. Determine VGS at this current level if k = 0.06 x 103 A/V? and VT is the maximum value.