51_CGS3763 Operating System Beladys_Anomaly

Please answer in typing format

Draw the graphs of the Manchester, differential Manchester, NRZ-I and NRZ-L schemes for each of the following data streams: 00110011 10101010

Write a program to PUSH R0, R1, and R3 of Bank 0 onto the stack and POP them back into R5, R6, and R7 of Bank 3. Also, mention the value of SP register after every PUSH and POP operation.   this question is asked in microprocessor and microcontroller

Which of the following is true about quantization? a. Actual quantization error is the same all throughout the process.b. The signal to noise ratio is the same all throughout the quantization process.c. The smaller the resolution the less quantization error is introducedd. All of the choices

Consider the following runtime stack: BEFORE 00001000 00000006 ESP 00000FFC 00000FF 8 00000FF 4 00000FF0 What would be the value of ESP after pushing the 32-bit value shown below onto the stack? 000000A5 O 00001020 O 00000FF8 O 00000FFC O 000000A5

just want to make sure it's right

"I need proof in the solution and a supported source with the solution." Write a 8086 microprocessor program to clear (100) consecutive memory locations starting at offset address 8000H. Assume the data segment value equal to 3000H write an 8086 microprocessor program to add two numbers each of four bytes. The first number (least significant byte) starts at memory offset 0500H and the second number (least significant byte) start at offset memory address 0600H Assume the data segment value equal to 0100H.Store the result at memory offset starts 0800H write a program to move a block of 100 numbers consecutive bytes of data strings at offset address 8000 H in memory to another block of memory locations starting at offset address A000 H. assume that both blocks are in the same data segment value 3000H (25 Marks) Write a program to multiply AX by (10.5) using shift instruction

Identify the circuit function below and draw the waveform timing diagram.

Explain the need for JK bistables to be edge triggered.

1. For the Intel 8086 microprocessor interface diagram below chose the suitable ICs to be connected in the three blocks, write the selected IC Name in each block. Draw the generated read and write control signals +Vcc 8282 8-bit latch Dig DI₁2 0₂¹ Di DIA Dis D7 20 VCC 15 000 18001 1700₂ 1600₂ 15 DO 14 005 1300 Oly JE 12 007 GND 10 11 STB с 0 8282 YO Y1 A Y2 B 74LS138 Y3 JaGIWNI8 3-8 Decoder Y4 Y5 Y6 7 Y7 G2A G2B G1 99 CLK READY RESET 2222222 20 A2 A1 An 11 MN/MX 8086 CPU 10 GND 8286 8-bit transceiver A1g-A16 AD15-ADO & & E 19 11,1 H-17 8. 16 B, 15 ALE BHE 070- 00 8205 00- 3-8 DEC 040- DEN DT/R HOLD HLDA INTR INTA 00- 020- 010- O 0 MIO WR RD DIR STB 74LS245 8bit Bidirectional buffer X1 10 X2 DE 8284A Clock Generator GND ₁18 B₂ 17 B 16 15 14 By 12 11 IDD 2D 3D 4D SD 6D 7D 8D 74LS373 8bit latch CLK BHE Address Bus G OC Enable output control 10 20 30 40 50 Data Bus 60 70 30

2)  Perform the following conversions: dont use others answers show yiur work step by step