Essentials of Computer Organization and Architecture
5th Edition
ISBN: 9781284123036
Author: Linda Null
Publisher: Jones & Bartlett Learning
expand_more
expand_more
format_list_bulleted
Concept explainers
Expert Solution & Answer
Chapter 4, Problem 41RETC
Explanation of Solution
Four Intel processors:
Intel Corporation produces various processors in certain years. The processors which are released from 2000 is:
- Pentium 4
- Pentium M
- Intel Pentium Dual-Core
- Intel Core
- Intel Core i3
- Intel Core i5
- Intel Core i7
Pentium 4:
The “Pentium 4” is released in a year from 2000 to 20008. The clock rate is from 1.3GHz-3.73 GHz. The fabrication is differs in every processor which is starts from 65nm to 130nm.
Pentium M:
The “Pentium M” is released in a year from 2003 to 20008. The clock rate is from 800 MHz-2.66 GHz. The fabrication is differs in every processor which is starts from 90nm to 130nm.
Intel Pentium Dual-Core:
The “Pentium dual core” is released in a year from 2006 to 20009. The clock rate is from 1.6GHz-2.93 GHz. The fabrication is differs in every processor which is starts from 45nm to 65nm.
Intel Core:
The “Intel Core” is released in a year from 2006 to 20008. The clock rate is from 1.06 GHz-2.33 GHz. The fabrication is differs in every processor which is starts from 65nm.
Intel Core i3:
The “Intel Core i3” is released in a year in 2010. The clock rate is from 1.2 GHz-3.7 GHz. The fabrication is differs in every processor which is starts from 14nm to 32nm.
Intel Core i5:
The “Intel Core i5” is released in a year in 2009. The clock rate is from 1.06 GHz-4...
Expert Solution & Answer
Want to see the full answer?
Check out a sample textbook solution
Students have asked these similar questions
Whentheuserenters!!,themostrecentcommandinthehistoryisexecuted.In the example above, if the user entered the command:
Osh> !!
The ‘ls -l’ command should be executed and echoed on user’s screen. The command should also be placed in the history buffer as the next command.
Whentheuserentersasingle!followedbyanintegerN,theNthcommandin the history is executed. In the example above, if the user entered the command:
Osh> ! 3
The ‘ps’ command should be executed and echoed on the user’s screen. The command should also be placed in the history buffer as the next command.
Error handling:
The program should also manage basic error handling. For example, if there are no commands in the history, entering !! should result in a message “No commands in history.” Also, if there is no command corresponding to the number entered with the single !, the program should output "No such command in history."
Activity No.
Activity
Time (weeks)
Immediate Predecessors
1
Requirements collection
3
2
Requirements structuring
4
1
3
Process analysis
3
2
4
Data analysis
3
2
5
Logical design
50
3,4
6
Physical design
5
5
7
Implementation
6
6
c. Using the information from part b, prepare a network diagram. Identify the critical path.
2. UNIX Shell and History Feature [20 points]
This question consists of designing a C program to serve as a shell interface that
accepts user commands and then executes each command in a separate process. A
shell interface gives the user a prompt, after which the next command is entered.
The example below illustrates the prompt osh> and the user's next command:
cat prog.c. The UNIX/Linux cat command displays the contents of the file
prog.c on the terminal using the UNIX/Linux cat command and your program
needs to do the same.
osh> cat prog.c
The above can be achieved by running your shell interface as a parent process.
Every time a command is entered, you create a child process by using fork(),
which then executes the user's command using one of the system calls in the
exec() family (as described in Chapter 3). A C program that provides the general
operations of a command-line shell can be seen below.
#include
#include
#define MAX LINE 80 /* The maximum length command */
{
int…
Chapter 4 Solutions
Essentials of Computer Organization and Architecture
Ch. 4 - Prob. 1RETCCh. 4 - Prob. 2RETCCh. 4 - Prob. 3RETCCh. 4 - Prob. 4RETCCh. 4 - Prob. 5RETCCh. 4 - Prob. 6RETCCh. 4 - Prob. 7RETCCh. 4 - Prob. 8RETCCh. 4 - Prob. 9RETCCh. 4 - Prob. 10RETC
Ch. 4 - Prob. 11RETCCh. 4 - Prob. 12RETCCh. 4 - Prob. 13RETCCh. 4 - Prob. 14RETCCh. 4 - Prob. 15RETCCh. 4 - Prob. 16RETCCh. 4 - Prob. 17RETCCh. 4 - Prob. 18RETCCh. 4 - Prob. 19RETCCh. 4 - Prob. 20RETCCh. 4 - Prob. 21RETCCh. 4 - Prob. 22RETCCh. 4 - Prob. 23RETCCh. 4 - Prob. 24RETCCh. 4 - Prob. 25RETCCh. 4 - Prob. 26RETCCh. 4 - Prob. 27RETCCh. 4 - Prob. 28RETCCh. 4 - Prob. 29RETCCh. 4 - Prob. 30RETCCh. 4 - Prob. 31RETCCh. 4 - Prob. 32RETCCh. 4 - Prob. 33RETCCh. 4 - Prob. 34RETCCh. 4 - Prob. 35RETCCh. 4 - Prob. 37RETCCh. 4 - Prob. 38RETCCh. 4 - Prob. 39RETCCh. 4 - Prob. 40RETCCh. 4 - Prob. 41RETCCh. 4 - Prob. 1ECh. 4 - Prob. 2ECh. 4 - Prob. 3ECh. 4 - Prob. 4ECh. 4 - Prob. 5ECh. 4 - Prob. 6ECh. 4 - Prob. 7ECh. 4 - Prob. 8ECh. 4 - Prob. 9ECh. 4 - Prob. 10ECh. 4 - Prob. 11ECh. 4 - Prob. 12ECh. 4 - Prob. 13ECh. 4 - Prob. 14ECh. 4 - Prob. 15ECh. 4 - Prob. 16ECh. 4 - Prob. 17ECh. 4 - Prob. 18ECh. 4 - Prob. 19ECh. 4 - Prob. 20ECh. 4 - Prob. 21ECh. 4 - Prob. 22ECh. 4 - Prob. 23ECh. 4 - Prob. 24ECh. 4 - Prob. 25ECh. 4 - Prob. 26ECh. 4 - Prob. 27ECh. 4 - Prob. 28ECh. 4 - Prob. 29ECh. 4 - Prob. 30ECh. 4 - Prob. 31ECh. 4 - Prob. 32ECh. 4 - Prob. 33ECh. 4 - Prob. 34ECh. 4 - Prob. 35ECh. 4 - Prob. 36ECh. 4 - Prob. 37ECh. 4 - Prob. 38ECh. 4 - Prob. 39ECh. 4 - Prob. 41ECh. 4 - Prob. 42ECh. 4 - Prob. 43ECh. 4 - Prob. 44ECh. 4 - Prob. 45ECh. 4 - Prob. 46ECh. 4 - Prob. 47ECh. 4 - Prob. 48ECh. 4 - Prob. 49ECh. 4 - Prob. 50ECh. 4 - Prob. 51ECh. 4 - Prob. 52ECh. 4 - Prob. 53ECh. 4 - Prob. 54ECh. 4 - Prob. 55ECh. 4 - Prob. 56ECh. 4 - Prob. 57ECh. 4 - Prob. 58ECh. 4 - Prob. 59ECh. 4 - Prob. 60ECh. 4 - Prob. 61ECh. 4 - Prob. 62ECh. 4 - Prob. 63ECh. 4 - Prob. 64ECh. 4 - Prob. 67ECh. 4 - Prob. 1TFCh. 4 - Prob. 2TFCh. 4 - Prob. 3TFCh. 4 - Prob. 4TFCh. 4 - Prob. 5TFCh. 4 - Prob. 6TFCh. 4 - Prob. 7TFCh. 4 - Prob. 8TFCh. 4 - Prob. 9TFCh. 4 - Prob. 10TF
Knowledge Booster
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.Similar questions
- Question#2: Design and implement a Java program using Abstract Factory and Singleton design patterns. The program displays date and time in one of the following two formats: Format 1: Date: MM/DD/YYYY Time: HH:MM:SS Format 2: Date: DD-MM-YYYY Time: SS,MM,HH The following is how the program works. In the beginning, the program asks the user what display format that she wants. Then the program continuously asks the user to give one of the following commands, and performs the corresponding task. Note that the program gets the current date and time from the system clock (use the appropriate Java date and time operations for this). 'd' display current date 't': display current time 'q': quit the program. • In the program, there should be 2 product hierarchies: "DateObject” and “TimeObject”. Each hierarchy should have format and format2 described above. • Implement the factories as singletons. • Run your code and attach screenshots of the results. • Draw a UML class diagram for the program.arrow_forward#include <linux/module.h> #include <linux/kernel.h> // part 2 #include <linux/sched.h> // part 2 extra #include <linux/hash.h> #include <linux/gcd.h> #include <asm/param.h> #include <linux/jiffies.h> void print_init_PCB(void) { printk(KERN_INFO "init_task pid:%d\n", init_task.pid); printk(KERN_INFO "init_task state:%lu\n", init_task.state); printk(KERN_INFO "init_task flags:%d\n", init_task.flags); printk(KERN_INFO "init_task runtime priority:%d\n", init_task.rt_priority); printk(KERN_INFO "init_task process policy:%d\n", init_task.policy); printk(KERN_INFO "init_task task group id:%d\n", init_task.tgid); } /* This function is called when the module is loaded. */ int simple_init(void) { printk(KERN_INFO "Loading Module\n"); print_init_PCB(); printk(KERN_INFO "Golden Ration Prime = %lu\n", GOLDEN_RATIO_PRIME); printk(KERN_INFO "HZ = %d\n", HZ); printk(KERN_INFO "enter jiffies = %lu\n", jiffies); return 0; } /* This function is called when the…arrow_forwardList at least five Operating Systems you know. What is the difference between the kernel mode and the user mode for the Linux? What is the system-call? Give an example of API in OS that use the system-call. What is cache? Why the CPU has cache? What is the difference between the Static Linking and Dynamic Linking when compiling the code.arrow_forward
- In the GoF book, List interface is defined as follows: interface List { int count(); //return the current number of elements in the list Object get(int index); //return the object at the index in the list Object first(); //return the first object in the list Object last(); //return the last object in the list boolean include(Object obj); //return true is the object in the list void append(Object obj); //append the object to the end of the list void prepend(Object obj); //insert the object to the front of the list void delete(Object obj); //remove the object from the list void deleteLast(); //remove the last element of the list void deleteFirst(); //remove the first element of the list void deleteAll(); //remove all elements of the list (a) Write a class adapter to adapt Java ArrayList to GoF List interface. (b) Write a main program to test your adapters through List interface. (c) Same requirement as (a) and (b), but write an object adapter to adapt Java ArrayList to GoF List…arrow_forwardIn modern packet-switched networks, including the Internet, the source host segments long, application-layer messages (for example, an image or a music file) into smaller packets and sends the packets into the network. The receiver then reassembles the packets back into the original message. We refer to this process as message segmentation. Figure 1.27 (attached) illustrates the end-to-end transport of a message with and without message segmentation. Consider a message that is 106 bits long that is to be sent from source to destination in Figure 1.27. Suppose each link in the figure is 5 Mbps. Ignore propagation, queuing, and processing delays. a. Consider sending the message from source to destination without message segmentation. How long does it take to move the message from the source host to the first packet switch? Keeping in mind that each switch uses store-and-forward packet switching, what is the total time to move the message from source host to destination host? b. Now…arrow_forwardConsider a packet of length L that begins at end system A and travels over three links to a destination end system. These three links are connected by two packet switches. Let di, si, and Ri denote the length, propagation speed, and the transmission rate of link i, for i = 1, 2, 3. The packet switch delays each packet by dproc. Assuming no queuing delays, in terms of di, si, Ri, (i = 1, 2, 3), and L, what is the total end-to-end delay for the packet? Suppose now the packet is 1,500 bytes, the propagation speed on all three links is 2.5 * 10^8 m/s, the transmission rates of all three links are 2.5 Mbps, the packet switch processing delay is 3 msec, the length of the first link is 5,000 km, the length of the second link is 4,000 km, and the length of the last link is 1,000 km. For these values, what is the end-to-end delay?arrow_forward
- how to know the weight to data and data to weight also weight by infomraion gain in rapid miner , between this flow diagram retrieve then selecte attrbuite then set role and split data and decision tree and apply model and peformance ,please show how the operators should be connected:arrow_forwardusing rapid miner how to creat decison trea for all attribute and another one with delete one or more of them also how i know the weight of each attribute and what that mean in impact the resultarrow_forwardQ.1. Architecture performance [10 marks] Answer A certain microprocessor requires either 2, 4, or 6 machine cycles to perform various operations. ⚫ (40+g+f)% require 2 machine cycles, ⚫ (30-g) % require 4 machine cycles, and ⚫ (30-f)% require 6 machine cycles. (a) What is the average number of machine cycles per instruction for this microprocessor? Answer (b) What is the clock rate (machine cycles per second) required for this microprocessor to be a "1000 MIPS" processor? Answer (c) Suppose that 35% of the instructions require retrieving an operand from memory which needs an extra 8 machine cycles. What is the average number of machine cycles per instruction, including the instructions that fetch operands from memory?arrow_forward
- Q.2. Architecture performance [25 marks] Consider two different implementations, M1 and M2, of the same instruction set. M1 has a clock rate of 2 GHz and M2 has a clock rate of 3.3 GHz. There are two classes of instructions with the following CPIs: Class A CPI for M1 CPI for M2 2.f 1.g B 5 3 C 6 4 Note that the dots in 2 fand 1.g indicate decimal points and not multiplication. a) What are the peak MIPS performances for both machines? b) Which implementation is faster, if half the instructions executed in a certain program are from class A, while the rest are divided equally among classes B and C. c) What speedup factor for the execution of class-A instructions would lead to 20% overall speedup? d) What is the maximum possible speedup that can be achieved by only improving the execution of class-A instructions? Explain why. e) What is the clock rate required for microprocessor M1 to be a "1000 MIPS" (not peak MIPS) processor?arrow_forwardPLEASE SOLVE STEP BY STEP WITHOUT ARTIFICIAL INTELLIGENCE OR CHATGPT I don't understand why you use chatgpt, if I wanted to I would do it myself, I need to learn from you, not from being a d amn robot. SOLVE STEP BY STEP I WANT THE DIAGRAM PERFECTLY IN SIMULINKarrow_forwardI need to develop and run a program that prompts the user to enter a positive integer n, and then calculate the value of n factorial n! = multiplication of all integers between 1 and n, and print the value n! on the screen. This is for C*.arrow_forward
arrow_back_ios
SEE MORE QUESTIONS
arrow_forward_ios
Recommended textbooks for you
Database System ConceptsComputer ScienceISBN:9780078022159Author:Abraham Silberschatz Professor, Henry F. Korth, S. SudarshanPublisher:McGraw-Hill Education
Starting Out with Python (4th Edition)Computer ScienceISBN:9780134444321Author:Tony GaddisPublisher:PEARSON
Digital Fundamentals (11th Edition)Computer ScienceISBN:9780132737968Author:Thomas L. FloydPublisher:PEARSON
C How to Program (8th Edition)Computer ScienceISBN:9780133976892Author:Paul J. Deitel, Harvey DeitelPublisher:PEARSON
Database Systems: Design, Implementation, & Manag...Computer ScienceISBN:9781337627900Author:Carlos Coronel, Steven MorrisPublisher:Cengage Learning
Programmable Logic ControllersComputer ScienceISBN:9780073373843Author:Frank D. PetruzellaPublisher:McGraw-Hill Education
Database System Concepts
Computer Science
ISBN:9780078022159
Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan
Publisher:McGraw-Hill Education
Starting Out with Python (4th Edition)
Computer Science
ISBN:9780134444321
Author:Tony Gaddis
Publisher:PEARSON
Digital Fundamentals (11th Edition)
Computer Science
ISBN:9780132737968
Author:Thomas L. Floyd
Publisher:PEARSON
C How to Program (8th Edition)
Computer Science
ISBN:9780133976892
Author:Paul J. Deitel, Harvey Deitel
Publisher:PEARSON
Database Systems: Design, Implementation, & Manag...
Computer Science
ISBN:9781337627900
Author:Carlos Coronel, Steven Morris
Publisher:Cengage Learning
Programmable Logic Controllers
Computer Science
ISBN:9780073373843
Author:Frank D. Petruzella
Publisher:McGraw-Hill Education