Write a VHDL program to design a circuit has 8-bit input data and 3-bit controlsignals (x, y, z). the output of the circuit as the following tableOutputXOO000111yOOK001XOL01Z01X011Data_out= Data_inData_out= Count of ones in Data_inHigh half of Data_out= Low half of Data_inLow half of Data_out= High half of Data_inData_out= Data_in * 3+5Data_outData_outall onesall zeros

Write a VHDL program to design a circuit has 8-bit input data and 3-bit control signals (x, y, z). the output of the circuit as the following table Output XOO 0 0 0 1 TTT 1 1 y 0 0 1 X 0 1 Z Data_out= Data_in 1 Data_out= Count of ones in Data_in 00 X 0 1 1 High half of Data_out= Low half of Data_in Low half of Data_out= High half of Data_in Data_out= Data_in * 3+5 Data_out all ones Data_out all zeros

Write a VHDL program to design a circuit has 8-bit input data and 3-bit control signals (x, y, z). the output of the circuit as the following table Output XOO 0 0 0 1 TTT 1 1 y 0 0 1 X 0 1 Z Data_out= Data_in 1 Data_out= Count of ones in Data_in 00 X 0 1 1 High half of Data_out= Low half of Data_in Low half of Data_out= High half of Data_in Data_out= Data_in * 3+5 Data_out all ones Data_out all zeros

Introductory Circuit Analysis (13th Edition)

13th Edition

ISBN:9780133923605

Author:Robert L. Boylestad

Publisher:Robert L. Boylestad

Chapter1: Introduction

Section: Chapter Questions

Problem 1P: Visit your local library (at school or home) and describe the extent to which it provides literature...

See similar textbooks

Similar questions

Show each step clearly ... 1. Compute the 8-bit two’s complement for -79 and -23. 2. What are the negative decimal numbers represented by the bytes 0xF2 and 0x83? 3. Show how each of the following signed, decimal integers would be stored in 8-bit two's complement code. Give your answer in hexadecimal. Must show the steps to get the result. (part a) +99 (part b) -1
q2 c
Design a 16 - to - 1 multiplexer using 8- to-1 multiplexer.
For each combination of input variable we have specified a minterm by representing them as 1 in the K-Map. But, there may arise a case when for a given combination of input we may not have a specified output or the input combination may be invalid. The combinations for which we don't have any output expression specified are called ___________ combination.
PART-2 Multiplexers and Decoders a. You are given two minterm functions with 3 inputs A, B, and C as follows: 1. F1 (A,B,C) = Em(0,1,4,6) 2. F2 (A,B,C)= Em(1,3,7) i. Implement the function F1 using a single 8x1 multiplexer. ii. Implement the function F2 using a single 3x8 decoder and basic gates. b. Given a 2-bit 2x1 multiplexer block diagram below, redraw the multiplexer using basic gates. 2 A 1 S С. Given below is a truth table for a 4x2 priority encoder with 4-bit inputs D3 to Do, and outputs Qi and Qo. X denotes a don't care condition where the bit value can be either '0' or '1'. D3 D2 D1 Do Q1 Qo 0 000 0 0 010 0 0 1 x X X 1 1 X X 1 1 X X X 1 1 Using Karnaugh-Maps, derive the simplified SOP Boolean equations for Q1 and Qo
1. For 8-bit binary numbers: a. Compute 125-75 using 2's complement to represent negative numbers. Indicate if there is overflow. b. Compute -55-73 using 2's complement to represent negative numbers. Indicate if there is overflow.
Q2. Construct the Mealy and Moore state diagrams for a sequence detector that outputs a 1 when the pattern 100 is detected in the data stream. Sample sequence of data. Fill in the output z 01 0 1 1 1 0 01 0 0 Input (x) Output (z) 00 1000 101 0 0 10 1 001 a) Draw the Mealy State diagram
Suppose that the circuit shown in the below figure is to be modeled. What is the correct VHDL option for the synthesis of this circuit? global_resetb zb- global cik a
Rewrite the following high-level code to a RISC-V assembly function. The function linear search (int int size, int target) searches a * nums, specified integer target in an integer array nums. Assume a0, al, and a2 hold base address of nums array, array size and the searching value target, respectively. int linear_search(int * nums, int size, int target) { int * arrEnd = nums + size 1; while (nums <= arrEnd && *nums != target) nums++; if ( nums <= arrEnd) return (arrEnd - nums) / sizeof (int) + 1; return -1; }
Q: Find the output phase shift of the DPSK circuit given be V=A+B +1 The input data are (111010011010), while the initial value of shift register is high logic. Note that: + in V refers to modula2 addition, and 0 in the output refers to 180 degree phase shift while 1 refers to 0 phase shift.
Q2: In the 7-segment display, derive an SOP expression for segment ('f )'using the input variables WXYZ and theń expression using Karnaugh map (each digit represented by a BCD codě). minimize the
i need the answer quickly