Using edsim, write, debug and trace 8051 program to unpack the packed BCDS of an array of ten 2-digit numbers. Store the LSDS in RAM starting at address 30H and the MSDS starting at address 40H. Sum the LSDS into R0 and MSDS into R1. Both results should be in BCD.

Using edsim, write, debug and trace 8051 program to unpack the packed BCDS of an array of ten 2-digit numbers. Store the LSDS in RAM starting at address 30H and the MSDS starting at address 40H. Sum the LSDS into R0 and MSDS into R1. Both results should be in BCD.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: (a) Set a base address for a generic PIO at 0x10008000 called pioBase. Assume this is just an 8-bit…

A: Change in memory location an interrupt is set to send signals, when we change in memory.

Q: Consider a RISC-V assembly function func1. func1 has three passing arguments stored in registers a0,…

A: In RISC-V assembly programming, understanding the structure and size of stack frames is crucial for…

Q: (b) Draw the transistor level circuit diagram of a 2X2 bit six transistor static RAM cell array.…

A: transistor-level implementation is shown. The write bit line wbl, is connected to the input of the…

Q: Write the following sequence of code into RISC-V assembler. Assume that x, y, and z are stored in…

A: RISV-V assembler: Integer, logic, and a few memory commands are all included in RISC-V. Integer…

Q: x+=5; else x+=20; (b) for (int x=0; x<20; x++) y=y-2; For block of code (b), show two solutions:…

A: Indicate the MIPS assembly corresponding to the following C blocks of code. You can assume that the…

Q: only in RISC-V (RVS) answer the following both question, thumpsup if both Write an instruction that…

A: RISC-V : RISC-V is termed or pronounced as the risk-five. RISC-V is an the ISA - open…

Q: 1. The nor & nand instructions are not part of the RISC-V instruction set because the same…

A: .text.globl mainmain: # nor means first do OR and then NOT # NOR li x8,1 li x9,0 or x10, x8, x9 not…

Q: ing 'X' no. o: 11 nds. To refre of Address bi

Q: Using ONLY the add, sub and slli instruction to convert the following C statements to the…

A: This RISC-V assembly code is designed to implement a set of arithmetic operations, mirroring the…

Q: (a) Briefly explain how several Full-Adder circuits can be chained together to add up multi-bit…

A: 3a) Assume we have to add n bits. The extra complexity with n-bit addition is that the ‘carry’ bit…

Q: The AAS instruction O adjusts the result of the subtraction of two unpacked BCD values to create an…

Q: Please write corresponding MIPS assembly instruction to the right of MIPS machine instruction.

A: We have to Write the MIPS machine Instruction for the given assembly code. The assembly codes are…

Q: Write the assembly code that sums the values in r0 in Bank 1 and r1 in Bank 2 and writes the result…

A: 8051 Architecture - The 8051 is an 8-bit microcontroller architecture that was first introduced in…

Q: e an ARM assembly program to inspect the content of Ox15, subtract the value with Ox05 and store the…

A: Q.

Q: Load the address 0x12345678 into register $t0 using lui and ori instructions. Write the i-format for…

A: The question asks for the i-format of the lui and ori instructions to load the address 0x12345678…

Q: (a) Find the length of each side of a square computer chip with 580 million transistors, if each…

A: Number of transistors in a chip, n = Total area of the chip / Area of each transistor Total Area of…

Q: 3. Given the data 0×123456789ABC and the starting location (lowest address) of data memory (0x018)…

A: GIVEN:

Q: Write an ARM code segment that will provide the equivalent to a NAND function. Hint: there is no…

A: The output of the logic AND function is reversed when it is sent via the logic NAND function. The…

Q: lues of the other bits of the address P2 and 21h. Write the required program code using displacement…

A: In this problem, we are asked to develop an assembly program using 8051 architecture that transfers…

Q: for (i=0; i<=w; i++) for (j=0; j<y; j+=2) A[3*i + j] = 2*i +3*j;

A: X4=w, X5=y, X6=i, X7=j add X6, X0, X0 // i=0 Loop1: beg X6, X4, DONE // go to DONE if i=w…

Q: Choose the correct RISC-V instructions that can be used to jump to the instruction at PC = Ox0000…

A: This problem is from RISC-V instructions.Let’s see some points about RISC-V instructions.

Q: Write the RISC-V assembly code that creates the 64-bit constant 0x1234567812345678hex and stores…

A: Dear Student, The required code with explanation is given below -

Q: 4. Write an ARM assembly program to inspect the content of R2. If the content is greater than Ox15,…

A: Ans. A machine language encodes guidelines as groupings of 0's and 1's; this twofold encoding is…

Q: The interrupt vector for INT 18 is located at the hex physical address: 00000 00004 O 00018 00048 O…

A: Explanation: The interrupt vector table holds 256 records, each holds 4 Bytes. The interrupt vector…

Q: Registers in RISC-V are 64-bit. For the sake of simplicity, consider the following instructions…

A: RISC-V which is an open standard instruction set architecture that are based on established RISC…

Q: a) A 32K X 8 memory uses coincident decoding by splitting the internal decoder to row-selection and…

A: Below I have provided the solution of the given question

Q: What is the cycle time required for each instruction? a) load b) store c) add

A: The given data is - We will calculate - load , store and add.

Q: MIPS Instruction op code rs rt rd shamt funct imm. /address Hexadecimal Representation…

A: the answer is an given below :

Q: irst ma

A: or instance, on Linux, you can compile the following C code in a file called testasm.c: extern int…

Q: write a program (XOR.asm) in HACK assembly that implements an XOR function between two 16-bit values…

A: In the HACK assembly language, we will implement an XOR function that performs bitwise XOR between…

Q: Write a program in 8051 to copy the contents of registers R0 to R7 into internal RAM addresses 40H…

A: Write a program in 8051 to copy the contents of registers R0 to R7 into internal RAM addresses 40H…

Q: The code is in RISC V For this part write the binary code/machine level code of the following…

A: Here, I have to provide a solution to the above question.

Q: write MIPS assembly code which, when run under QtSpim, will print the following: first second

A: This MIPS assembly code given below prints "first" on one line and "second" on the next line when…

Q: ssume the data in $s0 = O×1234ABCD, the data in Şa0 = 0×1234ABCD. After executing the follo sembly…

A: It is defined as memory storing units. It is an element of the computer processor. It can carry any…

Q: Change this MIPS code to RISC-V Assembly using store-load. Please add comments. Allow running in…

A: This is related to assembly language of RISC-V, code is working in RARS and giving correct result.…

Q: You need to write in hexadecimal (E.g: O×00114A63) for the following RISC-V assembly instruction:

A: RISC V assembly is a set of instructions and integers as well as some memory instructions. It is…

Q: 3) Multiply Bl with the content of the memory location pointed by SI+30, store the result into Dx?

A: Mnemonic used for Multiplication is MUL To get the content of the memory location pointed by SI+30,…

Q: What is the hex representation of the given RISC-V instruction? Note: just translate the beq…

A: Solution Instruction: beq x5, x5, loop offset = 4 13-bit immediate imm[12:0] = 0 0 000000 0010 0…

Q: Please solve and show all work. Thank you. Translate the following MIPS code to C. Assume that the…

A: First we Initialize the first element of array A to 0.Then in the next step it can be defined as we…

Q: A 16Kx4 memory uses coincident decoding by splitting the internal decoder into X-selection (Row…

A: 16Kx4 memory uses coincident decoding by splitting the internal decoder into X-selection(Row…

Q: We have three 4-bit registers A, B, and C available, each with the standard "Load" input. When…

A: Design a circuit that detects if a number is odd/even. Use adder to add A and B if number is odd…

Q: Question 10: a. For the ROM array in Figure Q-10a, determine the outputs for all possible input…

A: ROM stands for Read Only Memory and the internal structure of ROM mainly contains two basic…

Q: What is the binary encoding of the following RISC-V assembly instruction? Please write your answer…

A: The above question is solved in step 2 :-

Q: available, each with the standard “Load” input. When “Load” is at 1, then 4-bit data available on…

A: Design a circuit that detects if a number is odd/even. Use adder to add A and B if number is odd…

Q: 2. Memory contents (in hexadecima 1000, 7800, F400 for addresses 80.

A: Please let me know if you need anything else in this, note that it said next T0 instruction means…

Q: Sketch the logic needed to select between the various banks of DRAM. Represent each bank of DRAM as…

A: In the modern DRAM device, each time a row is activated, thousands of bits are discharged, sensed,…

Q: Add two 2-Byte values to find their 3-Byte sum. The first value $812C is stored in Little Endian in…

A: data segment a db 150,182,211 b db 215,214,236 data ends code segment start: mov ax,data…

Concept explainers

Fundamentals of Input and Output Performance

The I/O subsystem is a component of computer system design that uses buses to assist communication between the Central Processing Unit, Computer Memory/Storage, and Input and Output Devices (that is known as peripheral devices). The I/O subsystem includes disc controllers, tape drives, discs, system buses, and other devices. The I/O database application reads and writes drives using the operating system windows I/O.

Question

100%

Using edsim, write, debug and trace 8051 program to
unpack the packed BCDS of an array of ten 2-digit
numbers. Store the LSDS in RAM starting at address
30H and the MSDS starting at address 40H. Sum the
LSDS into R0 and MSDS into R1. Both results should
be in BCD.
Test you program with the following example:
Array: DB 32HН, 12H, 19Н, 74Н, 50Н,77H,
98H,56H,43H,65H

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

Step 2

Step 3

Step 4

Step 5

Step 6

Step by step

Solved in 6 steps with 2 images

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Fundamentals of Input and Output Performance

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

3. Write ARM assembly program to load the three 16-bit hexadecimal numbers into memory locations ex40000060 to ex40000065 and add them together and store the result in R7.Use EQU to assign the names TEMPO - TEMP2 to memory location Øx40000060 to Ox40000065.
Regarding RISC-V: Considering the case of adding two positive 32-bit integers and placing the result in a 32-bit register: Under what scenario would there be an overflow? Please show a quantitative example to demonstrate the overflow? From the example above, how can we detect this overflow? Since there are 32 bit-wise additions that need to be done for adding these 32-bit integers, this addition operation may be slow. To improve the performance, one straightforward idea is to use 32 1-bit address and do the 32 bitwise additions all at the same time. Do you think this straightforward idea would work (i.e generate correct result and achieve the anticipated performance improvements) and why?
write a program to copy the value 30H into RAM memory locations 550H to 556H using direct addressing. Do not use MOVFF instruction.
How many trap service routines could theoretically be created for the LC-3, given the format of the TRAP instruction? (hint: how many bits are used for the trap vector?) 8 64 O 256 О 16к 32
1. Explain how a tri-state output AND gate works. Can you connect the outputs from four tri-state output AND gates together? If so, what must you do? What other circuitry is needed? We saw an alternative method of building a data bus using tri-state buffer gates. Explain how we did that by showing stage 0 of the data bus created when using tri-state buffer gates when connecting 4 registers (RO, R1, R2 and R3) where each register is 8 bits in size. What other circuit is needed in the problem above above to control the tri-state buffer gates?
Please solve and show all work. For the following C statement, what is the corresponding MIPS assembly code? Assume that the variables f, g, h, i, and j are assigned to registers $s0, $s1, $s2, $s3, and $s4, respectively. Assume that the base address of the arrays A and B are in registers $s6 and $s7, respectively. Assume that the elements of the arrays A and B are 8-byte words: f = (g+i+2) + (h − 8); B[8] = A[i-9] + A[j+8] + 7;
Question 1: Use Indirect addressing to write a PIC24 assembly code that complements and adds 5 and multiply by 2 to 1024 data bytes into the memory at starting address 0x1000. The original data are stored in the memory starting from address 0x800.
6) In a 128x64 bit ROM the number of the gates in the row address decoder is gates, and the number of gates in the memory matrix is gates.
7. Write a RISC-V assembly snippet code to find the maximum and minimum elements in an array. Assume that the base address of array arr and the size of the array are held in register a0 and a1, respectively. You can use temporary registers if needed.
Translate the below C code into RISC-V architecture, assuming that the values of i and j are placed in registers x23 and x24 respectively. The base address of array B is in register x30, and the base address of array C is in register x31. C[7] = B[i+j];
Write a program in PLP assembly that repeatedly reads the value of the switches (address: 0xf0100000) and displays a pattern on the LED array based on what switches. Each time the switch value is read, the pattern should be displayed (regardless of whether the switch value has changed or not since the last time it was read). The table below indicates the pattern that should be displayed for each possible switch setting. - please use"sw" "li", labels, loops, "beq" and "lw" to create the code. The code is for assambly language and it will be compiled and run on PLPTool version 5.2. I have created the following code it is not completed it. I seem to be stuck here. Please complete it, following the task instructions. # main source file .org 0x10000000 _start: # Initialization li $t0,0xf0100000 # Load address of switches li $t1,0xf0200000 # Load address of LEDs li $t5,1 # Load value of switch 0 address of LEDs li $t6,2 # Load value of switch 1 address of LEDs…