The ladder logic below represents ZelioSoft code controlling digital outputs Q1 and Q2. T1 is a 2 second on delay (TON) timer. This is known in ZelioSoft as a Function A timer. Complete the timing diagram for the digital outputs Q1 and Q2. There is space allowed on the timing diagram for T1 if you need it. The vertical divisions on the timing chart represent 1 second. Il 12 13 ж 12 14 Q1 O 12 T1 TT1 Q2
The ladder logic below represents ZelioSoft code controlling digital outputs Q1 and Q2. T1 is a 2 second on delay (TON) timer. This is known in ZelioSoft as a Function A timer. Complete the timing diagram for the digital outputs Q1 and Q2. There is space allowed on the timing diagram for T1 if you need it. The vertical divisions on the timing chart represent 1 second. Il 12 13 ж 12 14 Q1 O 12 T1 TT1 Q2
Chapter11: Float Switches
Section: Chapter Questions
Problem 7SQ
Related questions
Question

Transcribed Image Text:The ladder logic below represents ZelioSoft code controlling digital outputs Q1
and Q2.
T1 is a 2 second on delay (TON) timer. This is known in ZelioSoft as a Function A
timer.
Complete the timing diagram for the digital outputs Q1 and Q2. There is space
allowed on the timing diagram for T1 if you need it.
The vertical divisions on the timing chart represent 1 second.
Il
12
13
ж
12
14
Q1
O
12
T1
TT1
Q2
Expert Solution

This question has been solved!
Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.
Step by step
Solved in 2 steps

Recommended textbooks for you

