Suppose we have a system with the following properties:The memory is byte addressable.Memory accesses are to 1-byte words (not to 4-byte words).Addresses are 12 bits wide.The cache is two-way set associative (E = 2), with a 4-byte blocksize (B = 4) and four sets (S = 4). The contents of the cache are as follows, with all addresses, tags, andvalues given in hexadecimal notation:B. For each of the following memory accesses, indicate if it will bea cache hit or miss when carried out in sequence as listed. AlsoSet indexTagValidByte 0Byte 1Byte 2Byte 3give the value of a read if it can be inferred from the informationin the cache,00140414243OperationAddressHit?Read value (or unknown)831FE97CCDO10044454647ReadОх83483WriteOx836200148494A4BReadOXFFD403FF19ACO03FF00A. The following diagram shows the format of an address (1 bitper box). Indicate (by labeling the diagram) the fields that wouldbe used to determine the following:CO. The cache block offsetCI. The cache set indexCT. The cache tag12 11 10 A A 7A5 4 A ? 1 n

Cache block offset bits = log 4 = 2 bits Total number of set index bits = 2 bits Cache tag bits = 12…

Answered: The contents of the cache are as…

Computer Networking: A Top-Down Approach (7th Edition)

7th Edition

ISBN:9780133594140

Author:James Kurose, Keith Ross

Publisher:James Kurose, Keith Ross

Chapter1: Computer Networks And The Internet

Section: Chapter Questions

Problem R1RQ: What is the difference between a host and an end system? List several different types of end...

See similar textbooks

Related questions

Question

Suppose we have a system with the following properties:
The memory is byte addressable.
Memory accesses are to 1-byte words (not to 4-byte words).
Addresses are 12 bits wide.
The cache is two-way set associative (E = 2), with a 4-byte block
size (B = 4) and four sets (S = 4).