Suppose that you have a computer with a memory unit of 24 bits per word. In this computer, the assembly program's instruction set consists of 198 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. a. How many bits are needed for the opcode? b. How many bits are left for the address part of the instruction? c. How many additional instructions could be added to this instruction set without exceeding the assigned number of bits?

Suppose that you have a computer with a memory unit of 24 bits per word. In this computer, the assembly program's instruction set consists of 198 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory. a. How many bits are needed for the opcode? b. How many bits are left for the address part of the instruction? c. How many additional instructions could be added to this instruction set without exceeding the assigned number of bits?

Name: Suppose that you have a computer with amemory unit of 24 bits per wor
Uploaded: 2024-03-20T06:51:23.000Z
Channel: Bartleby
Description: Suppose that you have a computer with amemory unit of 24 bits per word. In thiscomputer, the assembly program'sinstruction set consists of 198 differentoperations.All instructions have an operation code part(opcode) and an address part (allowing for

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: The memory unit of a computer has 2M words of 32 bits each. The computer has an instruction format…

A: Let us see all the information we have got: Memory unit of a computer has 2M words Memory is word…

Q: Suppose a computer has 16-bit instructions. The instruction set consists of 32 different operations.…

A: The question is asking us to determine the number of bits required for the opcode and the memory in…

Q: Suppose a computer has 32-bit instructions. The instruction set consists of 120 different…

A: There are 120 instructions. So we need a minimum of 7 bits to encode them. There are 32 registers.…

Q: Example: A Computer have memory size 16 kw where word is 16 bit. The instruction stored in one…

A: Answer is given below .

Q: Floating Point operations are expensive mainly because they require a separate processing unit which…

A: Note: Answering the question in python as no language is mentioned. Task : Implementing Floating…

Q: Implement the MOV instruction using assembly language code. transfers the source from the second…

A: these types of operands are supported:MOV REG, memoryMOV memory, REGMOV REG, REGMOV memory,…

Q: Computer Architecture Consider a computer that has a number of registers such that the three…

A: The question deals with a hypothetical computer system's registers and memory operations. Given…

Q: Suppose you have a computer with a main memory that is word-addressable and has a size of 32K x 16.…

A: Determining the amount of bits required for different components of an instruction is a step in the…

Q: Suppose you have a computer with a main memory that is word-addressable and has a size of 32K x 16.…

A: The objective of the question is to understand the structure of the instruction set in a computer's…

Q: Suppose you have a RISC machine with a 2 GHz clock (ie, the clock ticks 2 billion times per second).…

Q: Write an assembly language program for MC68000 mieroprocessor that will compute the following…

A: Solution:-- 1)The given question has required for the solution to be provided with the help of the…

Topic Video

Question

Suppose that you have a computer with a
memory unit of 24 bits per word. In this
computer, the assembly program's
instruction set consists of 198 different
operations.
All instructions have an operation code part
(opcode) and an address part (allowing for
only one address). Each instruction is stored
in one word of memory.
a. How many bits are needed for the
opcode?
b. How many bits are left for the address
part of the instruction?
c. How many additional instructions could
be added to this instruction set without
exceeding the assigned number of bits?
Discuss and show your calculations.

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step by step

Solved in 2 steps

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

Consider a memory implemented for 8086 microprocessor Draw the memory block diagram. Determine the values for A0 , /BHE ,address lines(A1..A19) and data lines(D0.. D15) in order to access: A byte at odd address [01FF3H] A byte at even address [01FFCH] A word at even address [01FFEH] A word at odd address [01ABFH]
Assume a CPU with a fixed 32-bit instruction length has the following instruction format:opcode mode [operand1] [operand2] [operand3]The mode encodes the number of operands and each operand’s mode. For instance, one mode indicates three registers, another indicates two registers and an immediate datum, another indicates a main memory reference, etc. Assume there are 94 instructions and 22 modes. Answer the following.a. One mode indicates three registers. How many registers can be referenced in this mode?b. One mode indicates two registers and an immediate datum in two’s complement. Assuming there are 32 registers, what is the largest immediate datum that can be referenced?c. One mode has a destination register and a source memory address (an unsignednumber). Assuming 16 registers, what is the largest memory reference available?d. One mode has two memory addresses, both using base displacement. In both, the basesare stored in index registers and the displacements are specified in the…
Computer Architecture Consider a computer that has a number of registers such that the three registers R0 = 1500R1 = 4500R2 = 1000 Show the effective address of memory and the registers’ contents in each of the following instructions (assume that all numbers are decimal). 1. ADD (R0)+, R2 2. SUBTRACT - (R1), R2 3. MOVE 500(R0), R2 4. LOAD #5000, R2 5. STORE R0, 100(R2)
Suppose you have a RISC machine with a 2 GHz clock (e, the clock ticks 2 billion times per second). This particular computer uses an instruction cache, a data cache, an operand fetch unit, and an operand store unit. The instruction set includes simple instructions with the following timings: SET reg, inned; 2 clock cycles LOAD reg. ; 3 clock cycles ADD reg, reg ; 2 clock cycles ADD reg, inned; 1 clock cycles LOOP LabelName; 2 clock cycles Assume that the following code fragment is used to sum the element of a numeric array. initialize sum SET regi, SET reg2, MAX SIZE SET reg), glist ProcessArray: initialize loop counter initialize array pointer LOAD reg4, [reg] regi, reg reg), 4 ADD ADO LOOP ProcessArray fetch current List element podd current List element move array pointer to next element pouto-decrement reg2, jump to more if reg20 If the initialization code has already executed (i.e. the SET instructions have already finished execution) how many array elements can be processed in…
Suppose you have a RISC machine with a 2 GHz clock (e, the clock ticks 2 billion times per second). This particular computer uses an instruction cache, a data cache, an operand fetch unit, and an operand store unit. The instruction set includes simple instructions with the following timings: SET reg, inned; 2 clock cycles LOAD reg. ; 3 clock cycles ADD reg, reg ; 2 clock cycles ADD reg, inned; 1 clock cycles LOOP LabelName; 2 clock cycles Assume that the following code fragment is used to sum the element of a numeric array. initialize sum SET regi, SET reg2, MAX SIZE SET reg), glist ProcessArray: initialize loop counter initialize array pointer LOAD reg4, [reg] regi, reg reg), 4 ADD ADO LOOP ProcessArray fetch current List element podd current List element move array pointer to next element pouto-decrement reg2, jump to more if reg20 If the initialization code has already executed (i.e. the SET instructions have already finished execution) how many array elements can be processed in…
Solve all
A computer uses a memory unit of 512 K words of 32 bits each. A binary instruction code is stored in one word of the memory. The instruction has four parts: an addressing mode field to specify one of the two-addressing mode (direct and indirect), an operation code, a register code part to specify one of the 256 registers and an address part. How many bits are there in addressing mode part, opcode part, register code part and the address part?
Suppose a program’s 15-th logical instruction (counting starts from zeroth) is at physical address 1234ABDE16 in the RAM. (contents of any logical address fits into any physical address) What is the physical address in the RAM where the program has been loaded? What is the physical address in the RAM of the last instruction of the program if it has 37 logical instructions altogether?
Computer Architecture (Already submit this question, but I think I got wrong solution) Consider a computer that has a number of registers such that the three registers R0 =1500, R1 = 4500, and R2 = 1000 Show the effective address of memory and the registers’ contents in each of the following instructions 1. ADD (R1), R2 2. MOVE 500(R0), R2 3. ADD (40), R1 4. SUBTRACT (5000), R2 5. ADD #30, R2
Here, each instruction gets its own data, regardless of how other instructions obtain theirs. We use a(n): A Multiple Data/Instruction B Multiple Data/Instruction C Singular Data Single Inst D Singe Inst Multiple
A digital computer has a memory unit with 24 bits per word. The instruction set consists of 150 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address, similar to Marie). Each instruction is stored in one word of memory. a) How many bits are needed for the opcode? b) How many bits are left for the address part of the instruction? c) What is the maximum allowable size for memory?
Answer