Suppose a computer having 5 GHz processor with cycle time of 4ns and main memory access time 200ns with CPI is 1 cycle. 1. Calculate the processor performance without cache. 2. Calculate the performance with L1 cache, assume L1 hit rate is 85% and access time is 0.4ns. i. Calculate the performance with L2 cache, assume L2 hit rate is 80% and access time is 10ns. 1. Calculate the performance with L3 cache, assume L3 hit rate is 75% and access time is 10ns.

Suppose a computer having 5 GHz processor with cycle time of 4ns and main memory access time 200ns with CPI is 1 cycle. 1. Calculate the processor performance without cache. 2. Calculate the performance with L1 cache, assume L1 hit rate is 85% and access time is 0.4ns. i. Calculate the performance with L2 cache, assume L2 hit rate is 80% and access time is 10ns. 1. Calculate the performance with L3 cache, assume L3 hit rate is 75% and access time is 10ns.

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

Suppose a specific MCU has the following size of memories: 2 M byte of flash, starting from 0x0800_0000, 256 k byte of SRAM starting from 0x2000_0000, and 8 k byte registers for GPIOs, start at 0x4001_0000. (Note that 0x is the prefix for hexadecimal numbers.) Draw the memory map based on your calculations for the addresses.
Consider an I/O bus that can transfer 6 bytes of data in one bus cycle.Suppose that a designer is considering to attach the following two components to this bus. Hard drive with a transfer rate of 100 M bytes/sec Video card with a transfer rate of 128 M bytes/sec What will be the implications?(The maximum frequency of the bus is 30 MHz)
A processor performs in total 1,050,000 memory references, 975,000 of which are hit in the cache and 65,000 of which are hit in the main memory. Calculate the hit and miss rates in cache and in main memory for this processor.
Consider a CPU that operates with a data transfer rate of 30 Mbytes/s. The data is transferred byte-wise and the CPU has to transfer 30bytes of data, and the size of the Status register is 4 bytes. What is the total time needed to perform the data transfer?
Of the total 1.2M of Real Mode memory what is the Last 384K of memory is used for: a- The interrupt vector table b- Upper memory (EMS) c- Conventional memory d- Wide memory e- Extended memory (XMS)
Given a system with separate instruction and data caches, suppose the frequency of data operations is 0.31. Given a HitTime of 1ns for each cache and a miss penalty of 50ns for each cache, calculate the average memory access time (in nsec). Assume that the miss rate for the data cache is 0.08 and the miss rate for the instruction cache is 0.04.Round your answer to two decimal places
Suppose that a 16MB system memory is built from 256KB RAM chips. How many address lines are needed to select one of the memory chips? Explain why.
For a computer with 56-bit physical addresses and a 8-way set associative cache of 64 KB where each cache line has the capacity of holding 32 words. Assume the word size is 3 and the architecture is byte-addressable. Answer the questions below: a.How many bits are needed for tag, index, word offset, and byte offs. Show your derivations and assumptions. b.What are the start and end physical addresses, in hex as discussed in class, for cache line 300? Cache line count starts from 0. c.What is the total size, in KB, of this cache? d.What is the tag value, in hex, of address 0xABCDEF98765432?
Suppose that a 16M X 16 memory built using 512K X 8 RAM chips and memory is word- addressable. You need to explain your answers with providing reasons or showing calculations. 1) How many RAM chips are necessary? 2) How many banks will this memory have? 3) How many address bits are needed for each RAM chip? 4) How many address bits are needed for all of memory? 5) If high-order interleaving is used, where would address 52 (base 10) be located? (What Bank# and what Offset#?)
Suppose that a 8MB system memory is built from 256KB RAM chips. How many address lines are needed to select one of the memory chips? Explain why.
Suppose that a 32M X 32 memory built using 512K X 8 RAM chips and memory is word-addressable. 1) How many RAM chips are necessary? 2) If we were accessing one full word, how many chips would be involved? 3) How many address bits are needed for each RAM chip? 4) How many banks will this memory have? 5f) If high-order interleaving is used, where would address 0x11011 be located? (Answer should be: bank# & offset#)