Assume that a system is using write-thoughcache. It has 70% write hits. The cache operatesin look-aside mode with a read-hit ratio of 80%.The program run on the system is such that ithas memory reference for read 70% of time andfor write is 30%. The main memory cycle time is100ns and the cache access is 20ns.(Furtherassume we are using no write allocate policy)Difference between average write access timeand average read access time is(in ns).

Answered: Image /qna-images/answer/c92c4aa6-9f8c-489a-84dd-e2361875e765.jpg

Answered: s using write-thoug mits. The cache ope…

Engineering

Computer Science

s using write-thoug mits. The cache ope a read-hit ratio of system is such tha or read 70% of time in memory cycle tir

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Related questions

Q: What should the processor do if a cache request cannot be satisfied while a block is being written…

A: The answer for the above question is given in the below step for your reference.

Q: A cache hit is when the desired data is already located in the cache RAM. O True False

A: There is a significant gap between processor speed and cache speed. to reduce this gap Cache Memory…

Q: Write six levels of cache memories and write their names

A: Cache reminiscence is computer memory that for the time being stores regularly accessed data for…

Q: The purpose for having cache memory is: to simplify the hardware needed for memory access…

A: to speed up memory access

Q: A CPU is equipped with a cache. If it takes 4 ns to access the data from the cache and 200 ns to…

A: Effective memory access time = hit ratio * cache access time + miss ratio * memory access time…

Q: The write buffer returns a block to main memory while the processor issues a request that cannot be…

A: The above question is solved in step 2 :-

Q: What are the Data transfer Units between these functional modules in below Memory Architecture ?…

A: The solution to the given question is: Data transfer units between registers & cache is Data…

Q: Explain the concept of "write-back" and "write-through" cache policies in memory management and…

A: In memory management, two cache policies are Write Back and Write Through.These policies determine…

Q: Explain the concept of cache memory hierarchy and its levels (L1, L2, L3) in modern CPUs, and how…

A: Cache memory hierarchy is a fundamental design concept in modern CPUs (Central Processing Units)…

Q: The cache is requested by the CPU from main memory. when a write buffer block in main memory is…

A: Caching is a process in computer science where a small and faster memory, known as cache, is used to…

Q: At the same time as the processor is making a request to the cache, a block that was previously…

A: Explanation: When a Processor has to make a comment, it first checks to see whether the address to…

Q: A CPU's clock rate is 4 GHz. This CPU's cache hit time is measured as 1 clock cycle, the miss…

Q: A cache memory needs an access time of 30 ns and main memory 150 ns, what is the average access time…

A: Here hit rate = 0.80 = H Miss rate = 0.20 = (1- H) Cache access time = 30 ns = C Memory Access…

Q: A CPU is equipped from the main mem

A: This is solved as follows

Q: In a two-level cache system, if the hit times for L1 and L2 caches are 5 cycles and 15 cycles…

A: In order to lower latency and boost system performance, frequently accessed or recently used data…

Concept explainers

Types of database architectures

A Database Architecture represents the Database Management System’s (DBMS) design (schema). The DBMS architecture makes it easy to understand the components involved in the database system and their relations. The DBMS architecture may vary based on the system on which it runs. Some systems contain both client and server machines whereas some run only on a server machine. Based on the architecture, the system can be classified as centralized, decentralized, or hierarchical.

Question

Assume that a system is using write-though
cache. It has 70% write hits. The cache operates
in look-aside mode with a read-hit ratio of 80%.
The program run on the system is such that it
has memory reference for read 70% of time and
for write is 30%. The main memory cycle time is
100ns and the cache access is 20ns.(Further
assume we are using no write allocate policy)
Difference between average write access time
and average read access time is
(in ns).

Expert Solution

This question has been solved!

Explore an expertly crafted, step-by-step solution for a thorough understanding of key concepts.

SEE SOLUTION Check out a sample Q&A here

Step 1

VIEW

Step 2

VIEW

Step 3

VIEW

Step by step

Solved in 3 steps with 3 images

SEE SOLUTION Check out a sample Q&A here

Knowledge Booster

Learn more about

Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.

Similar questions

The write buffer returns a block to main memory while the processor issues a request that cannot be fulfilled in the cache. What should be done in this situation?
Caching is: (select all that describe caching) 000 faster than main memory content is managed there is only one (1) cache in the entire computer system limited in size (small) frequently/recently used instructions can be found there all current instructions a placed in the cache
Cache memory is critical in today's computers because it allows programs to be loaded quickly. How cache memory works and why it was not available in the early days of computers are both explained in detail.
Explain the concept of cache memory levels, including L1, L2, and L3 caches, and their impact on CPU performance.
Describe the significance of cache hit ratios when assessing the performance of a system.
mechanisms for increasing CPU efficiency Consider an ARM CPU that uses 32-bit addresses and is designed with adirect-mapped cache. The cache is designed with 16 entries and a cache linesize of 256-bits. Assuming that the least-significant bit of the address is in bit0, which bits of the address would be used:(i) to calculate the Cache Entry (2)(ii) as the Cache Tag (2)The ARM CPU described above is used to execute the following piece of ARMcode, loaded into main memory at the addresses shown (in hexadecimal) onthe left:...0x00000070 SUB R5,R2,R40x00000074 ADD R5,R5,R70x00000078 MOV R9,#20x0000007C MUL R9,R9,R10x00000080 MUL R9,R9,R30x00000084 MOV R9,R9 ASR #80x00000088 ADD R3,R9,R8
Conider an ARM CPU that uses 32-bit wide instructions and a 32-bit address bus that is designed with a direct-mapped cache. The cache is designed with 4 entries and a cache line size of 512-bits. Assuming that the least-significant bit of the address is in bit 0, which bits of the address would be used: i. to calculate the Cache Entry ii. as the Cache Tag
At the same time as the processor is making a request to the cache, it is returning a block from the write buffer to main memory.
Q9 Cache computations: Average Memory Access Time is computed: AMAT = Hit time + (Miss rate X Miss penalty) Assuming that memory transfers take a total of 80 clock cycles. If the cache has a 95% hit rate and a one-cycle hit time, what is the average memory access time?
What should the CPU do if it receives a cache request while it is flushing a block from the write buffer back into main memory?
Cache memory is needed since RAM (random access memory) is volatile. Can a single kind of computer memory be used for all purposes?
A CPU is equipped with a cache. If it takes 5 ns to access the data from the cache and 60 ns to access data from the main memory. What is the effective memory access time if the hit ratio is 90%? Answer= ns