Question 1 Given the availability of machine in a typical assembly line. A1 = 87% A9 = 91 % A2 = 90% A10 = 94 % A3 = 92 % A11 = 93 % A4 = 76% A12 = 88% A5 = 84% A13 = 86% A6 = 83% A10C = 84% A7 = 98% A11 = 92%, and A8 = 89% A12= 73 % Machine A9 and A10 are redundancy machines and so are the A12 and A13. Compose and design the best overall availability of the system. Please show with a diagram. (C6).

Question 1 Given the availability of machine in a typical assembly line. A1 = 87% A9 = 91 % A2 = 90% A10 = 94 % A3 = 92 % A11 = 93 % A4 = 76% A12 = 88% A5 = 84% A13 = 86% A6 = 83% A10C = 84% A7 = 98% A11 = 92%, and A8 = 89% A12= 73 % Machine A9 and A10 are redundancy machines and so are the A12 and A13. Compose and design the best overall availability of the system. Please show with a diagram. (C6).

Database System Concepts

7th Edition

ISBN:9780078022159

Author:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Publisher:Abraham Silberschatz Professor, Henry F. Korth, S. Sudarshan

Chapter1: Introduction

Section: Chapter Questions

Problem 1PE

See similar textbooks

Similar questions

8 A computer consists of a processor and an I/O device D connected to main memory M via a shared bus with a data bus width of one word. The processor can execute a maximum of 106 instructions per second. An average instruction requires five ma- chine cycles, three of which use the memory bus. A memory read or write operation uses one machine cycle. Suppose that the processor is continuously executing "background" programs that require 95% of its instruction execution rate but not any I/O instructions. Assume that one processor cycle equals one bus cycle. Now suppose the I/O device is to be used to transfer very large blocks of data between M and D. a. If programmed I/O is used and each one-word I/O transfer requires the processor to execute two instructions, estimate the maximum I/O data-transfer rate, in words per second, possible through D. b. Estimate the same rate if DMA is used.
Suppose that the following clock cycles per instruction, and frequencies of usage by a particular program, have been determined for the four instruction types of a system. Instruction type Clock cycles per instruction Frequency A 40% 2 20% 6 10% D 5 30% What is the CPI?
Assume every process requires 3 milli seconds of service time in a system with single processor. If new processes are arriving at the rate of 100 processes per minute, then estimate the fraction of time CPU is busy in system?
8 A computer consists of a processor and an I/O device D connected to main memory M via a shared bus with a data bus width of one word. The processor can execute a maximum of 106 instructions per second. An average instruction requires five ma- chine cycles, three of which use the memory bus. A memory read or write operation uses one machine cycle. Suppose that the processor is continuously executing "background" programs that require 95% of its instruction execution rate but not any I/O instructions. Assume that one processor cycle equals one bus cycle. Now suppose the I/O device is to be used to transfer very large blocks of data between M and D. a. If programmed I/O is used and each one-word I/O transfer requires the processor to execute two instructions, estimate the maximum I/O data-transfer rate, in words per second, possible through D. b. Estimate the same rate if DMA is used.
two different compilers are being tested on the same program for a 3.6GHz machine with three different classes of instructions: Class A,B and C, which require 1, 2 and 3 cycles respectively. the instruction count produced by the first compiler is 4 billion Class A instuctions, 1 billion class B and 4 billion class C instructions. the second compiler produces 8 billion Class A instructions, 2 billion Class B and 3 billion class C instructions. which compiler produces a higher MIPS? which compiler produces a better execution time?
dont post copied answer else sure dislike
8. For a single cycle processor, the instruction breakdown of a program is listed as following. add 20% addi 20% not 0% beq 25% Iw SW 25% 10% What is the percentage of instructions that will use the output of sign extend circuit-module? a. b. What is sign extend circuit-module doing when its output is not needed for current instruction?
An engineer must design a process that will check every third can on an assembly line and remove those those that are damaged. the assembly line is empty at the start of the process, it is waiting for the first can to be moved in. A logical process overview is shown below:Line 10: Counter 0Line 20: Counter = Counter +1Line 25: Move assembly line 1 can forwardLine 30: XXXXXLine 40: Examine canLine 50: If can is damaged then remove it from the assembly lineLine 60: Goto Line 10
A certain microprocessor requires either 2, 4, 8, 12, or 16 machine cycles to perform various operations. A total of 17.5% of its instructions require 2 machine cycles, 12.5% require 4 machine cycles, 35% require 8 machine cycles, 20% require 12 machine cycles, and 15% require 16 machine cycles.Q) What is the clock rate (machine cycles per second) required for this microprocessor to be a “1 MIPS” processor?
Explain what happens as the following sequences of instructions are executed : Again: MOV DL,05H MOV AX,0A00H MOV DS ,AX MOV SI,0H MOV CX,0FH INC SI CMP [SI],DL LOCPNE Again